

Intel[®] Arria[®] 10 Device Datasheet





Contents

el® Arria® 10 Device Datasheet	3
Electrical Characteristics	
Operating Conditions	3
Switching Characteristics	24
Transceiver Performance Specifications	25
Core Performance Specifications	
Periphery Performance Specifications	46
HPS Specifications	55
Configuration Specifications	82
POR Specifications	
JTAG Configuration Timing	83
FPP Configuration Timing	84
AS Configuration Timing	87
DCLK Frequency Specification in the AS Configuration Scheme	
PS Configuration Timing	
Initialization	90
Configuration Files	90
Minimum Configuration Time Estimation	92
Remote System Upgrades	
User Watchdog Internal Circuitry Timing Specifications	94
I/O Timing	94
Programmable IOE Delay	
Glossary	
Document Revision History for the Intel Arria 10 Device Datasheet	100







Intel[®] Arria[®] 10 Device Datasheet

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Intel[®] Arria[®] 10 devices.

Intel Arria 10 devices are offered in extended and industrial grades. Extended devices are offered in -E1 (fastest), -E2, and -E3 speed grades. Industrial grade devices are offered in the -I1, -I2, and -I3 speed grades.

The suffix after the speed grade denotes the power options offered in Intel Arria 10 devices.

- L—enables the device to operate at low static power while maintaining excellent performance.
- S—standard power specification.
- V—enables the device to run at lower than default V_{CC}, reducing static and dynamic power while retaining equivalent performance.
- H—small device with high performance at the fastest speed grade (-1).

Related Information

Intel Arria 10 Device Overview

Provides more information about the densities and packages of devices in the Intel Arria 10 family.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of Intel Arria 10 devices.

Operating Conditions

Intel Arria 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Intel Arria 10 devices, you must consider the operating requirements described in this section.

ISO 9001:2015 Registered

*Other names and brands may be claimed as the property of others.

Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Absolute Maximum Ratings

This section defines the maximum operating conditions for Intel Arria 10 devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

Caution: Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CC}	Core voltage power supply	-	-0.50	1.21	V
V _{CCP}	Periphery circuitry and transceiver fabric interface power supply	-	-0.50	1.21	V
V _{CCERAM}	Embedded memory power supply	_	-0.50	1.36	V
V _{CCPT}	Power supply for programmable power technology and I/O pre-driver	_	-0.50	2.46	v
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-	-0.50	2.46	V
V _{CCPGM}	Configuration pins power supply	(1)	-0.50	2.46	V
V _{CCIO}	I/O buffers power supply	3 V I/O	-0.50	4.10	V
		LVDS I/O	-0.50	2.46 V	V
V _{CCA_PLL}	Phase-locked loop (PLL) analog power supply	_	-0.50	2.46	V
V _{CCT_GXB}	Transmitter power supply	-	-0.50	1.34	V
V _{CCR_GXB}	Receiver power supply	_	-0.50	1.34	V
V _{CCH_GXB}	Transceiver output buffer power supply	_	-0.50	2.46	V
V _{CCL_HPS}	HPS core voltage and periphery circuitry power supply	_	-0.50	1.27	V
V _{CCIO_HPS}	HPS I/O buffers power supply	3 V I/O	-0.50	4.10	V
		LVDS I/O	-0.50	2.46	V
V _{CCIOREF_HPS}	HPS I/O pre-driver power supply	-	-0.50	2.46	V
		1	1		continued

Table 1. Absolute Maximum Ratings for Intel Arria 10 Devices

⁽¹⁾ The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.



A10-DATASHEET | 2020.06.26

Symbol	Description	Condition	Minimum	Maximum	Unit
V _{CCPLL_HPS}	HPS PLL power supply	_	-0.50	2.46	V
I _{OUT}	DC output current per pin	_	-25 ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾ (6)	25	mA
Tj	Operating junction temperature	_	-55	125	°C
T _{STG}	Storage temperature (no bias)	_	-65	150	°C

Related Information

- AN 692: Power Sequencing Considerations for Intel Cyclone 10 GX, Intel Arria 10, and Intel Stratix 10 Devices Provides the power sequencing requirements for Intel Arria 10 devices.
- Power-Up and Power-Down Sequences, Power Management in Intel Arria 10 Devices chapter Provides the power sequencing requirements for Intel Arria 10 devices.

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 2.70 V for LVDS I/O can only be at 2.70 V for ~4% over the lifetime of the device.

- ⁽⁴⁾ Voltage level must not exceed 1.89 V.
- ⁽⁵⁾ Applies to all I/O standards and settings supported by LVDS I/O banks, including single-ended and differential I/Os.
- (6) Applies only to LVDS I/O banks. 3 V I/O banks are not covered under this specification and must be implemented as per the power sequencing requirement. For more details, refer to AN 692: Power Sequencing Considerations for Intel Cyclone[®] 10 GX, Intel Arria 10, and Intel Stratix[®] 10 Devices and Power Management in Intel Arria 10 Devices chapter.



⁽²⁾ The maximum current allowed through any LVDS I/O bank pin when the device is not turned on or during power-up/power-down conditions is 10 mA.

⁽³⁾ Total current per LVDS I/O bank must not exceed 100 mA.



Table 2. Maximum Allowed Overshoot During Transitions for Intel Arria 10 Devices

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The LVDS I/O values are applicable to the VREFP_ADC and VREFN_ADC I/O pins.

Symbol	Description	Conditi	ion (V)	Overshoot Duration as % at T ₁ = 100°C	Unit
		LVDS I/O ⁽⁷⁾	3 V I/O		
Vi (AC)	AC input voltage	2.50	3.80	100	%
		2.55	3.85	42	%
		2.60	3.90	18	%
		2.65	3.95	9	%
		2.70	4.00	4	%
		> 2.70	> 4.00	No overshoot allowed	%


For an overshoot of 2.5 V, the percentage of high time for the overshoot can be as high as 100% over a 10-year period. Percentage of high time is calculated as ([delta T]/T) \times 100. This 10-year period assumes that the device is always turned on with 100% I/O toggle rate and 50% duty cycle signal.

⁽⁷⁾ The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.

Intel[®] Arria[®] 10 Device Datasheet A10-DATASHEET | 2020.06.26



Figure 1.Intel Arria 10 Devices Overshoot Duration



Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Intel Arria 10 devices.





Recommended Operating Conditions

Table 3. Recommended Operating Conditions for Intel Arria 10 Devices

This table lists the steady-state voltage values expected from Intel Arria 10 devices. Power supply ramps must all be strictly monotonic, without plateaus.

Symbol	Description	Condition	Minimum ⁽⁸⁾	Typical	Maximum ⁽⁸⁾	Unit
V _{CC}	Core voltage power supply	Standard and low power ⁽⁹⁾	0.87	0.9	0.93	v
			0.92	0.95	0.98	v
		SmartVID (10)	0.82	_	0.93	v
V _{CCP}	Periphery circuitry and transceiver fabric	Standard and low power ⁽⁹⁾	0.87	0.9	0.93	v
interface power supply	Interface power supply		0.92	0.95	0.98	V
		SmartVID (10)	0.82	_	0.93	V
V _{CCPGM}	Configuration pins power supply	1.8 V	1.71	1.8	1.89	v
		1.5 V	1.425	1.5	1.575	V
		1.2 V	1.14	1.2	1.26	v
V _{CCERAM}	Embedded memory power supply	0.9 V ⁽⁹⁾	0.87	0.9	0.93	v
		0.95 V ⁽⁹⁾	0.92	0.95	0.98	v
V _{CCBAT} ⁽¹¹⁾	Battery back-up power supply (For design security volatile key register)	_	1.14	_	1.89	V
	•	•				ontinued

⁽⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

- $^{(10)}$ SmartVID is supported in devices with -3V speed grades only.
- ⁽¹¹⁾ If you do not use the design security feature in Intel Arria 10 devices, connect V_{CCBAT} to a 1.5-V to 1.8-V power supply. Intel Arria 10 power-on reset (POR) circuitry monitors V_{CCBAT} . Intel Arria 10 devices do not exit POR if V_{CCBAT} is not powered up.

⁽⁹⁾ You can operate -1 and -2 speed grade devices at 0.9 V or 0.95 V typical value. You can operate -3 speed grade device only at 0.9 V typical value. Operating at 0.95 V results in higher core performance and higher power consumption. Refer to core performance in this datasheet for different typical values. For more information about the power consumption of different typical values, refer to the Intel Quartus[®] Prime software, Power Analyzer report, and Early Power Estimator (EPE).

Intel[®] Arria[®] 10 Device Datasheet



A10-DATASHEET | 2020.06.26

Symbol	Description	Condition	Minimum ⁽⁸⁾	Typical	Maximum ⁽⁸⁾	Unit
V _{CCPT}	Power supply for programmable power technology and I/O pre-driver	1.8 V	1.71	1.8	1.89	V
V _{CCIO}	I/O buffers power supply	3.0 V (for 3 V I/O only)	2.85	3.0	3.15	V
		2.5 V (for 3 V I/O only)	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	(12)	1.35	(12)	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	(12)	1.2	(12)	V
V _{CCA_PLL}	PLL analog voltage regulator power supply	-	1.71	1.8	1.89	V
V _{REFP_ADC}	Precision voltage reference for voltage sensor	_	1.2475	1.25	1.2525	V
V _I ⁽¹³⁾⁽¹⁴⁾	DC input voltage	3 V I/O	-0.3	-	3.3	V
		LVDS I/O	-0.3	_	2.19	V
Vo	Output voltage	-	0	_	V _{CCIO}	V
Tj	Operating junction temperature	Extended	0	_	100	°C
					C	ontinued

⁽¹⁴⁾ This value applies to both input and tri-stated output configuration. Pin voltage should not be externally pulled higher than the maximum value.



⁽⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽¹²⁾ For minimum and maximum voltage values, refer to the I/O Standard Specifications section.

⁽¹³⁾ The LVDS I/O values are applicable to all dedicated and dual-function configuration I/Os.



Send Feedback

Symbol	Description	Condition	Minimum ⁽⁸⁾	Typical	Maximum ⁽⁸⁾	Unit
		Industrial	-40	_	100	°C
t _{RAMP} ⁽¹⁵⁾	Power supply ramp time	Standard POR	200 µs	—	100 ms	-
		Fast POR	200 µs	_	4 ms	_

Related Information

I/O Standard Specifications on page 19

Transceiver Power Supply Operating Conditions

Table 4. Transceiver Power Supply Operating Conditions for Intel Arria 10 GX/SX Devices

Symbol	Description	Condition ⁽¹⁶⁾	Minimum ⁽¹⁷⁾	Typical	Maximum ⁽¹⁷⁾	Unit
V _{CCT_GXB} [L1,R4] [C, D, E, F, G, H, I, J] ⁽¹⁸⁾	Transmitter power supply	Chip-to-Chip \leq 17.4 Gbps Or Backplane ⁽¹⁹⁾ \leq 12.5 Gbps	1.0	1.03	1.06	V
		Chip-to-Chip \leq 11.3 Gbps	0.92	0.95	0.98	v
						continued

- ⁽¹⁶⁾ These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Intel Arria 10 GX/SX Devices for exact data rate ranges.
- ⁽¹⁷⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.
- ⁽¹⁸⁾ To support PCIe^{*} Gen3, this pin must be 1.03 V (\pm 30 mV) or higher.
- (19) Backplane applications assume advanced equalization circuitry, such as decision feedback equalization (DFE), is enabled to compensate for signal impairments. Chip-to-chip links are assumed to be applications with short reach channels that do not require DFE.

Intel[®] Arria[®] 10 Device Datasheet

⁽⁸⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽¹⁵⁾ t_{ramp} is the ramp time of each individual power supply, not the ramp time of all combined power supplies.



A10-DATASHEET | 2020.06.26

Symbol	Description	Condition ⁽¹⁶⁾	Minimum ⁽¹⁷⁾	Typical	Maximum ⁽¹⁷⁾	Unit
V _{CCR_GXB[L1,R4]} [C, D, E, F, G, H, I, J] ⁽¹⁸⁾	Receiver power supply	Chip-to-Chip \leq 17.4 Gbps Or Backplane ⁽¹⁹⁾ \leq 12.5 Gbps	1.0	1.03	1.06	V
		Chip-to-Chip \leq 11.3 Gbps	0.92	0.95	0.98	V
V _{CCH_GXB[L,R]}	Transceiver output buffer power supply	_	1.710	1.8	1.890	V

Note: Most VCCR_GXB and VCCT_GXB pins associated with unused transceiver channels can be grounded on a per-side basis to minimize power consumption. Refer to the *Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines* and the Intel Quartus Prime pin report for information about pinning out the package to minimize power consumption for your specific design.

Table 5. Transceiver Power Supply Operating Conditions for Intel Arria 10 GT Devices

Symbol	Description	Condition ⁽²⁰⁾	Minimum ⁽¹⁷⁾	Typical	Maximum ⁽¹⁷⁾	Unit
V _{CCT_GXB[L,R]}	Transmitter power supply	Chip-to-Chip \leq 25.8 Gbps ⁽²¹⁾ Or Backplane ⁽¹⁹⁾ \leq 12.5 Gbps	1.10	1.12	1.14	V
		Chip-to-Chip ≤ 15 Gbps Or Backplane ⁽¹⁹⁾ ≤ 12.5 Gbps	1.0	1.03	1.06	V
		Chip-to-Chip ≤ 11.3 Gbps	0.92	0.95	0.98	V
					C	ontinued

⁽¹⁶⁾ These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Intel Arria 10 GX/SX Devices for exact data rate ranges.

⁽¹⁷⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽²⁰⁾ These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Intel Arria 10 GT Devices table for exact data rate ranges.

⁽²¹⁾ 25.8 Gbps is the maximum data rate for GT channels. 17.4 Gbps is the maximum data rate for GX channels.





Symbol	Description	Condition ⁽²⁰⁾	Minimum ⁽¹⁷⁾	Typical	Maximum ⁽¹⁷⁾	Unit
V _{CCR_GXB[L,R]}	Receiver power supply	Chip-to-Chip ≤ 25.8 Gbps Or Backplane ⁽¹⁹⁾ ≤ 12.5 Gbps	1.10	1.12	1.14	V
		Chip-to-Chip ≤ 15 Gbps Or Backplane ⁽¹⁹⁾ ≤ 12.5 Gbps	1.0	1.03	1.06	V
		Chip-to-Chip ≤ 11.3 Gbps	0.92	0.95	0.98	V
V _{CCH_GXB[L,R]}	Transceiver output buffer power supply	_	1.710	1.8	1.890	V

Related Information

- Transceiver Performance for Intel Arria 10 GT Devices on page 27 Provides the data rate ranges for different transceiver speed grades.
- Transceiver Performance for Intel Arria 10 GX/SX Devices on page 25 Provides the data rate ranges for different transceiver speed grades.
- Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines



⁽²⁰⁾ These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Intel Arria 10 GT Devices table for exact data rate ranges.

A10-DATASHEET | 2020.06.26



HPS Power Supply Operating Conditions

Table 6. HPS Power Supply Operating Conditions for Intel Arria 10 SX Devices

This table lists the steady-state voltage and current values expected from Intel Arria 10 system-on-a-chip (SoC) devices with ARM*-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Intel Arria 10 Devices table for the steady-state voltage values expected from the FPGA portion of the Intel Arria 10 SoC devices.

Symbol	Description	Condition	Minimum ⁽²²⁾	Typical	Maximum ⁽²²⁾	Unit
V _{CCL_HPS}	HPS core voltage and periphery circuitry	0.9 V ⁽²³⁾	0.87	0.9	0.93	V
	power supply	0.95 V ⁽²³⁾	0.92	0.95	0.98	V
V _{CCIO_HPS}	HPS I/O buffers power supply	3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
V _{CCIOREF_HPS}	HPS I/O pre-driver power supply	-	1.71	1.8	1.89	V
V _{CCPLL_HPS}	HPS PLL analog voltage regulator power supply	_	1.71	1.8	1.89	V

Related Information

- Recommended Operating Conditions on page 8
 Provides the steady-state voltage values for the FPGA portion of the device.
- HPS Clock Performance on page 57
 Provides the maximum HPS clock frequencies.

DC Characteristics

Supply Current and Power Consumption

Intel offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Intel Quartus Prime Power Analyzer feature.



⁽²²⁾ This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

⁽²³⁾ V_{CCL HPS} options are valid under the operating conditions specified in the Maximum HPS Clock Frequencies table.



Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Intel Quartus Prime Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

Related Information

- Early Power Estimator for Intel Arria 10 User Guide Provides more information about power estimation tools.
- Power Analysis and Optimization User Guide: Intel Quartus Prime Pro Edition Provides more information about power estimation tools.

I/O Pin Leakage Current

Table 7. I/O Pin Leakage Current for Intel Arria 10 Devices

If $V_O = V_{CCIO}$ to $V_{CCIOMAX}$, 300 μ A of leakage current per I/O is expected.

Symbol	Description	Condition	Min	Max	Unit
II	Input pin	$V_{I} = 0 V$ to $V_{CCIOMAX}$	-80	80	μΑ
I _{OZ}	Tri-stated I/O pin	$V_0 = 0 V$ to $V_{CCIOMAX}$	-80	80	μA

Bus Hold Specifications

The bus-hold trip points are based on calculated input voltages from the JEDEC* standard.



Parameter	Symbol	Condition					Vccio	, (V)					Unit
			1.	2	1.	5	1.	1.8 2.5		.5	3.0		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I _{SUSL}	V _{IN} > V _{IL} (max)	8 ⁽²⁴⁾ , 26 ⁽²⁵⁾	_	12 ⁽²⁴⁾ , 32 ⁽²⁵⁾	_	30 ⁽²⁴⁾ , 55 ⁽²⁵⁾	_	60	-	70	-	μA
Bus-hold, high, sustaining current	I _{SUSH}	V _{IN} < V _{IH} (min)	-8 ⁽²⁴⁾ , -26 ⁽²⁵⁾	_	-12 ⁽²⁴⁾ , -32 ⁽²⁵⁾	_	-30 ⁽²⁴⁾ , -55 ⁽²⁵⁾	_	-60	-	-70	-	μA
Bus-hold, low, overdrive current	I _{ODL}	$0 V < V_{IN} < V_{CCIO}$	_	125	_	175	_	200	_	300	_	500	μA
Bus-hold, high, overdrive current	I _{ODH}	$\begin{array}{c} 0 \ V < V_{\rm IN} < \\ V_{\rm CCIO} \end{array}$	_	-125	_	-175	_	-200	_	-300	_	-500	μA
Bus-hold trip point	V _{TRIP}	-	0.3	0.9	0.38	1.13	0.68	1.07	0.70	1.7	0.8	2	V

Table 8.Bus Hold Parameters for Intel Arria 10 Devices

OCT Calibration Accuracy Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.



⁽²⁴⁾ This value is only applicable for LVDS I/O bank.

 $^{^{(25)}}$ This value is only applicable for 3 V I/O bank.



Table 9. OCT Calibration Accuracy Specifications for Intel Arria 10 Devices

Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Re	sistance Toleran	се	Unit
			-E1, -I1	-E2, -I2	-E3, -I3	
25-Ω and 50-Ω $R_{\rm S}$	Internal series termination with calibration (25- Ω and 50- Ω setting)	V _{CCIO} = 1.8, 1.5, 1.2	± 15	± 15	± 15	%
34- Ω and 40- Ω R_S	Internal series termination with calibration	V _{CCIO} = 1.5, 1.25, 1.2	± 15	± 15	± 15	%
	(34- Ω and 40- Ω setting)	V _{CCIO} = 1.35	± 20	± 20	± 20	%
48-Ω, 60-Ω, 80-Ω, and 120-Ω R _S	Internal series termination with calibration (48- Ω , 60- Ω , 80- Ω , and 120- Ω setting)	V _{CCI0} = 1.2	± 15	± 15	± 15	%
240-Ω R _S	Internal series termination with calibration (240-Ω setting)	V _{CCIO} = 1.2	± 20	± 20	± 20	%
30-Ω R _T	Internal parallel termination with calibration (30- Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%
34-Ω, 48-Ω, 80-Ω, and 240-Ω $R_{\rm T}$	Internal parallel termination with calibration (34- Ω , 48- Ω , 80- Ω , and 240- Ω setting)	V _{CCI0} = 1.2	± 15	± 15	± 15	%
40- Ω , 60- Ω , and 120- Ω R _T	Internal parallel termination with	V _{CCIO} = 1.5, 1.35, 1.25, 1.2	-10 to +40	-10 to +40	-10 to +40	%
	calibration (40- Ω , 60- Ω , and 120- Ω setting)	$V_{CCIO} = 1.2^{(26)}$	± 15	± 15	± 15	%
80-Ω R _T	Internal parallel termination with calibration ($80-\Omega$ setting)	V _{CCIO} = 1.2	± 15	± 15	± 15	%

⁽²⁶⁾ Only applicable to POD12 I/O standard.



OCT Without Calibration Resistance Tolerance Specifications

Table 10. OCT Without Calibration Resistance Tolerance Specifications for Intel Arria 10 Devices

This table lists the Intel Arria 10 OCT without calibration resistance tolerance to PVT changes.

Symbol	Description	Condition (V)	Re	sistance Toleran	се	Unit
			-E1, -I1	-E2, -I2	-E3, -I3	
25-Ω and 50-Ω $R_{\rm S}$	Internal series termination without	V _{CCIO} = 3.0, 2.5	-40 to +30	± 40	± 40	%
	calibration (25- Ω and 50- Ω setting)	V _{CCIO} = 1.8, 1.5, 1.2	-50 to +30	± 50	± 50	%
34-Ω and 40-Ω R_S	Internal series termination without calibration (34- Ω and 40- Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25, 1.2	-50 to +30	± 50	± 50	%
48-Ω and 60-Ω R_S	Internal series termination without calibration (48- Ω and 60- Ω setting)	V _{CCIO} = 1.2	-50 to +30	± 50	± 50	%
120-Ω R _s	Internal series termination without calibration (120- Ω setting)	V _{CCIO} = 1.2	-50 to +30	± 50	± 50	%
100-Ω R _D	Internal differential termination (100- Ω setting)	V _{CCIO} = 1.8	± 25	± 35	± 40	%

Pin Capacitance

Table 11. Pin Capacitance for Intel Arria 10 Devices

Symbol	Description	Maximum	Unit
C _{IO_COLUMN}	Input capacitance on column I/O pins	2.5	pF
C _{OUTFB}	Input capacitance on dual-purpose clock output/feedback pins	2.5	pF

Internal Weak Pull-Up and Weak Pull-Down Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up. The weak pull-down feature is only available for the pins as described in the Internal Weak Pull-Down Resistor Values for Intel Arria 10 Devices table.





Table 12. Internal Weak Pull-Up Resistor Values for Intel Arria 10 Devices

Symbol	Description	Condition (V) ⁽²⁷⁾	Value ⁽²⁸⁾	Unit
R _{PU}	Value of the I/O pin pull-up resistor before and during configuration, as	$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
	well as user mode if you have enabled the programmable pull-up resistor option.	$V_{CCIO} = 2.5 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.8 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.35 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.25 \pm 5\%$	25	kΩ
		$V_{CCIO} = 1.2 \pm 5\%$	25	kΩ

Table 13. Internal Weak Pull-Down Resistor Values for Intel Arria 10 Devices

Pin Name	Description	Condition (V)	Value ⁽²⁸⁾	Unit
nIO_PULLUP	Dedicated input pin that determines the internal pull-ups on user I/O pins and dual-purpose I/O pins.	$V_{CC} = 0.9 \pm 3.33\%$	25	kΩ
ТСК	Dedicated JTAG test clock input pin.	V _{CCPGM} = 1.8 ±5 %	25	kΩ
		V _{CCPGM} = 1.5 ±5%	25	kΩ
		V _{CCPGM} = 1.2 ±5%	25	kΩ
MSEL[0:2]	Configuration input pins that set the configuration scheme	V _{CCPGM} = 1.8 ±5%	25	kΩ
	for the FPGA device.	V _{CCPGM} = 1.5 ±5%	25	kΩ
		V _{CCPGM} = 1.2 ±5%	25	kΩ

Related Information

Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

Intel[®] Arria[®] 10 Device Datasheet



⁽²⁷⁾ Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.

⁽²⁸⁾ Valid with ±25% tolerances to cover changes over PVT.



I/O Standard Specifications

Tables in this section list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Intel Arria 10 devices.

For minimum voltage values, use the minimum V_{CCIO} values. For maximum voltage values, use the maximum V_{CCIO} values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

Related Information

Recommended Operating Conditions on page 8

Single-Ended I/O Standards Specifications

Table 14.	Single-Ended I/O	Standards	Specifications for	Intel Arria 10 Devices
-----------	------------------	------------------	---------------------------	------------------------

I/O Standard		V _{CCIO} (V)			V _{IL} (V)	VIH	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL} ⁽²⁹⁾	I _{OH} ⁽²⁹⁾
	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.3	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.3	0.2	V _{CCIO} – 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.3	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	V _{CCIO} – 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V _{CCIO} + 0.3	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V _{CCIO} + 0.3	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2

⁽²⁹⁾ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the 3.0-V LVTTL specification (2 mA), you should set the current strength settings to 2 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.



Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 15. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel Arria 10 Devices

I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)	
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V _{CCIO}	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-135/ SSTL-135 Class I, II	1.283	1.35	1.418	0.49 × V _{CCIO}	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	0.49 × V _{CCIO}	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-125/ SSTL-125 Class I, II	1.19	1.25	1.31	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-12/ SSTL-12 Class I, II	1.14	1.2	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V _{CCIO} /2	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CCIO} /2	_
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.53 \times V_{CCIO}$	-	V _{CCIO} /2	-
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	_	_	_
POD12	1.16	1.2	1.24	$0.69 \times V_{CCIO}$	$0.7 \times V_{CCIO}$	$0.71 \times V_{CCIO}$	_	V _{CCIO}	_



Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

I/O Standard	V	IL(DC) (V)	V _{IH(D}	c) (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{ОН} (V)		I _{OH} (30)
	Min	Max	Min	Max	Max	Min	Мах	Min	(mA)	(mA)
SSTL-18 Class I	-0.3	V _{REF} -0.125	V _{REF} + 0.125	$V_{CCIO} + 0.3$	V _{REF} - 0.25	V _{REF} + 0.25	V _{TT} - 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class	-0.3	V _{REF} -0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	0.28	V _{CCIO} -0.28	13.4	-13.4
STL-15 Class I	-	V _{REF} - 0.1	V _{REF} + 0.1	—	V _{REF} - 0.175	V _{REF} + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class I	-	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.175	V _{REF} + 0.175	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135/ SSTL-135 Class I, II	—	V _{REF} - 0.09	V _{REF} + 0.09	_	V _{REF} - 0.16	V _{REF} + 0.16	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	-	-
STL-125/ STL-125 Class I, II	-	V _{REF} - 0.09	V _{REF} + 0.09	_	V _{REF} - 0.15	V _{REF} + 0.15	0.2 × V _{CCIO}	$0.8 \times V_{CCIO}$	-	-
SSTL-12/ SSTL-12 Class I, II	—	V _{REF} - 0.10	V _{REF} + 0.10	_	V _{REF} - 0.15	V _{REF} + 0.15	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	-	-
ISTL-18 Class I	-	V _{REF} -0.1	V _{REF} + 0.1	—	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class	-	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCI0} - 0.4	16	-16
HSTL-15 Class I	-	V _{REF} - 0.1	V _{REF} + 0.1	—	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class	-	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} -0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	$V_{CCIO} + 0.15$	V _{REF} - 0.15	V _{REF} + 0.15	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	8	-8
				-	•	•			conti	nued

Table 16. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Intel Arria 10 Devices

 $^{^{(30)}}$ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.





I/O Standard	V _{IL(DC)} (V)		V _{IH(DC)} (V)		V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)		I _{OH} ⁽³⁰⁾
	Min	Max	Min	Мах	Мах	Min	Max	Min	(mA)	(mA)
HSTL-12 Class II	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	$0.25 \times V_{CCIO}$	0.75 × V _{CCIO}	16	-16
HSUL-12	-	V _{REF} - 0.13	V _{REF} + 0.13	—	V _{REF} - 0.22	V _{REF} + 0.22	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	-	-
POD12	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	(0.7 – 0.15) × V _{CCIO}	(0.7 + 0.15) × V _{CCIO}	-	_

Differential SSTL I/O Standards Specifications

Table 17. Differential SSTL I/O Standards Specifications for Intel Arria 10 Devices

I/O Standard		V _{CCIO} (V)		V _{SWI}	NG(DC) (V)	V _{SWING}	(AC) (V)		$V_{IX(AC)}$ (V)	
	Min	Тур	Мах	Min	Мах	Min	Max	Min	Тур	Мах
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V _{CCI0} + 0.6	0.5	V _{CCI0} + 0.6	V _{CCIO} /2 - 0.175	_	V _{CCIO} /2 + 0.175
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(31)	2(V _{IH(AC)} – V _{REF})	2(V _{REF} – V _{IL(AC)})	V _{CCIO} /2 - 0.15	_	V _{CCIO} /2 + 0.15
SSTL-135/ SSTL-135 Class I, II	1.283	1.35	1.45	0.18	(31)	2(V _{IH(AC)} – V _{REF})	2(V _{IL(AC)} – V _{REF})	V _{CCIO} /2 - 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15
SSTL-125/ SSTL-125 Class I, II	1.19	1.25	1.31	0.18	(31)	2(V _{IH(AC)} – V _{REF})	2(V _{IL(AC)} – V _{REF})	V _{CCIO} /2 - 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15
SSTL-12/ SSTL-12 Class I, II	1.14	1.2	1.26	0.16	(31)	2(V _{IH(AC)} – V _{REF})	2(V _{IL(AC)} – V _{REF})	V _{REF} - 0.15	V _{CCIO} /2	V _{REF} + 0.15
POD12	1.16	1.2	1.24	0.16	_	0.3	_	V _{REF} - 0.08	_	V _{REF} + 0.08

 $^{^{(30)}}$ To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the datasheet.

 $^{^{(31)}}$ The maximum value for V_{SWING(DC)} is not defined. However, each single-ended signal needs to be within the respective single-ended limits (V_{IH(DC)} and V_{IL(DC)}).



Differential HSTL and HSUL I/O Standards Specifications

I/O Standard	N	V _{CCIO} (V) V _{DIF(I}			c) (V) V _{DIF(AC)}		c) (V) V _{IX(AC)} (V)		V _{IX(AC)} (V)			V _{CM(DC)} (V)		
	Min	Тур	Мах	Min	Мах	Min	Max	Min	Тур	Мах	Min	Тур	Max	
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	_	0.4	_	0.78	_	1.12	0.78	_	1.12	
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.4	_	0.68	_	0.9	0.68	_	0.9	
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO} + 0.3	0.3	V _{CCIO} + 0.48	_	$0.5 \times V_{CCIO}$	_	0.4 × V _{CCIO}	$0.5 \times V_{CCIO}$	0.6 × V _{CCIO}	
HSUL-12	1.14	1.2	1.3	2(V _{IH(DC)} – V _{REF})	2(V _{REF} – V _{IH(DC)})	2(V _{IH(AC)} – V _{REF})	2(V _{REF} – V _{IH(AC)})	0.5 × V _{CCIO} – 0.12	0.5 × V _{CCIO}	0.5 × V _{CCIO} +0.12	0.4 × V _{CCIO}	0.5 × V _{CCIO}	0.6 × V _{CCIO}	

Table 18. Differential HSTL and HSUL I/O Standards Specifications for Intel Arria 10 Devices

Differential I/O Standards Specifications

Table 19. Differential I/O Standards Specifications for Intel Arria 10 Devices

Differential inputs are powered by $V_{\mbox{\scriptsize CCPT}}$ which requires 1.8 V.

I/O Standard		V _{CCIO} (V)			V _{ID} (mV) ⁽³²⁾ V _{ICM(DC)} (V)		V _{OD} (V) ⁽³³⁾			V _{OCM} (V) ⁽³³⁾					
	Min	Тур	Мах	Min	Condition	Max	Min	Condition	Max	Min	Тур	Мах	Min	Тур	Max
LVDS ⁽³⁴⁾	1.71	1.8	1.89	100	V _{CM} = 1.25 V	-	0	D _{MAX} ≤700 Mbps	1.85	0.247	_	0.6	1.125	1.25	1.375
							1	D _{MAX} >700 Mbps	1.6						
	continued														

 $^{(32)}$ The minimum V_{ID} value is applicable over the entire common mode range, V_{CM}.

 $^{(33)}$ R_L range: 90 \leq R_L \leq 110 $\Omega.$

⁽³⁴⁾ For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 700 Mbps and 0 V to 1.85 V for data rates below 700 Mbps.





Send Feedback

I/O Standard	,	V _{CCIO} (V)		V _{ID} (mV) ⁽³²⁾ V _{ICM(DC)} (V)		V _{OD} (V) ⁽³³⁾			V _{OCM} (V) ⁽³³⁾						
	Min	Тур	Мах	Min	Condition	Мах	Min	Condition	Мах	Min	Тур	Max	Min	Тур	Max
RSDS (HIO) ⁽³⁵⁾	1.71	1.8	1.89	100	V _{CM} = 1.25 V	_	0.3	_	1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) ⁽³⁶⁾	1.71	1.8	1.89	200	_	600	0.4	_	1.325	0.25	_	0.6	1	1.2	1.4
LVPECL ⁽³⁷⁾	1.71	1.8	1.89	300	_	_	0.6	D _{MAX} ≤700 Mbps	1.7	_	_	-	_	_	-
							1	D _{MAX} >700 Mbps	1.6						

Related Information

Transceiver Specifications for Intel Arria 10 GX, SX, and GT Devices on page 29 Provides the specifications for transmitter, receiver, and reference clock I/O pin.

Switching Characteristics

This section provides the performance characteristics of Intel Arria 10 core and periphery blocks for extended grade devices.

- ⁽³⁶⁾ For optimized Mini-LVDS receiver performance, the receiver voltage input range must be between 0.1 V to 1.625 V.
- ⁽³⁷⁾ For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.

Intel[®] Arria[®] 10 Device Datasheet

 $^{^{(32)}}$ The minimum V_{ID} value is applicable over the entire common mode range, $V_{\text{CM}}.$

⁽³³⁾ R_L range: 90 ≤ R_L ≤ 110 Ω.

⁽³⁵⁾ For optimized RSDS receiver performance, the receiver voltage input range must be between 0.25 V to 1.45 V.



Transceiver Performance Specifications

Transceiver Performance for Intel Arria 10 GX/SX Devices

Table 20. Transmitter and Receiver Data Rate Performance

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
	Maximum data rate $V_{CCR_GXB} = V_{CCT_GXB} = 1.03 V$	17.4	15	14.2	12.5	Gbps
Chip-to-Chip ⁽³⁸⁾	Maximum data rate $V_{CCR_GXB} = V_{CCT_GXB} = 0.95 V$	11.3	11.3	11.3	11.3	Gbps
	Minimum Data Rate		1.0 (39)			Gbps
Backplane ⁽³⁸⁾	Maximum data rate $V_{CCR_GXB} = V_{CCT_GXB} = 1.03 V$	12.5	12.5	12.5	10.3125	Gbps
	Minimum Data Rate		1.0 (39)			Gbps

Table 21.ATX PLL Performance

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
Supported Output	Maximum Frequency	8.7	7.5	7.1	6.25	GHz
Frequency	Minimum Frequency		MHz			



⁽³⁸⁾ Backplane applications assume advanced equalization circuitry, such as decision feedback equalization (DFE), is enabled to compensate for signal impairments. Chip-to-chip links are assumed to be applications with short reach channels that do not require DFE.

⁽³⁹⁾ Intel Arria 10 transceivers can support data rates down to 125 Mbps with over sampling.



Table 22.Fractional PLL Performance

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
Supported Output	Maximum Frequency	6.25	6.25	6.25	6.25	GHz
Frequency	Minimum Frequency		MHz			

Table 23.CMU PLL Performance

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
Supported Output	Maximum Frequency	5.15625	5.15625	5.15625	5.15625	GHz
Frequency	Minimum Frequency		MHz			

Related Information

Transceiver Power Supply Operating Conditions on page 10

High-Speed Serial Transceiver-Fabric Interface Performance for Intel Arria 10 GX/SX Devices

Table 24. High-Speed Serial Transceiver-Fabric Interface Performance for Intel Arria 10 GX/SX Devices

The frequencies listed are the maximum frequencies.

Symbol/Description	Condition (V)	Core Spe	ed Grade with Power	Options	Unit
		-E1H	-E2 / -I2	-E3 / -I3	
20-bit interface - FIFO	V _{CC} = 0.9/0.95	516	400	400	MHz
20-bit interface - Registered	V _{CC} = 0.9/0.95	491	400	400	MHz
32-bit interface - FIFO	V _{CC} = 0.9/0.95	441	404	335	MHz
32-bit interface - Registered	V _{CC} = 0.9/0.95	441	404	335	MHz
64-bit interface - FIFO	V _{CC} = 0.9/0.95	272	234	222	MHz
64-bit interface - Registered	V _{CC} = 0.9/0.95	272	234	222	MHz
PCIe Gen3 HIP-Fabric interface	$V_{CC} = 0.9/0.95$	300	250	125	MHz

Intel[®] Arria[®] 10 Device Datasheet



Transceiver Performance for Intel Arria 10 GT Devices

Table 25. Transmitter and Receiver Data Rate Performance

Symbol/Description	Condition		Transceiver Speed Grade 1	Transceiver Speed Grade 2	Unit
Chip-to-chip (40)	Maximum data rate	GT Channel (41)	25.8	25.8	Gbps
	$V_{CCR_GXB} = V_{CCT_GXB} = 1.12 V$	GX Channel	17.4	15	Gbps
	Maximum data rate $V_{CCR_GXB} = V_{CCT_GXB} = 1.03 V$	GX Channel	16	14.2	Gbps
	Maximum data rate $V_{CCR_GXB} = V_{CCT_GXB} = 0.95 V$	GX Channel	11.3	11.3	Gbps
	Minimum data rate	GT Channel	- 1.0 (42)		Chas
		GX Channel			Gbps
Backplane ⁽⁴⁰⁾	Maximum data rate $V_{CCR_{GXB}} = V_{CCT_{GXB}} = 1.12 V$	GX Channel	12.5	12.5	Gbps
	Maximum data rate $V_{CCR_GXB} = V_{CCT_GXB} = 1.03 V$	GX Channel	12.5	12.5	Gbps
	Minimum data rate	GX Channel	1.0 (42)		Gbps

Table 26. ATX PLL Performance

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Unit
Supported Output Frequency	Maximum frequency	12	GHz	
Supported Output Frequency	Minimum frequency	500		MHz



⁽⁴⁰⁾ Backplane applications assume advanced equalization circuitry, such as decision feedback equalization (DFE), is enabled to compensate for signal impairments. Chip-to-chip links are assumed to be applications with short reach channels that do not require DFE.

 $^{^{(41)}\,}$ GT channels can only achieve 25.8 Gbps when V_{CCT_GXB} = 1.12 V and V_{CCR_GXB} = 1.12 V.

⁽⁴²⁾ Intel Arria 10 transceivers can support data rates down to 125 Mbps with over sampling.



Table 27.Fractional PLL Performance

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Unit		
Currented Output Freedomers	Maximum frequency	6.	GHz			
Supported Output Frequency	Minimum frequency	500		500		MHz

Table 28.CMU PLL Performance

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Unit
Supported Output Frequency	Maximum frequency	5.15625		GHz
Supported Output Frequency	Minimum frequency	2450		MHz

Related Information

Transceiver Power Supply Operating Conditions on page 10

High-Speed Serial Transceiver-Fabric Interface Performance for Intel Arria 10 GT Devices

Table 29. High-Speed Serial Transceiver-Fabric Interface Performance for Intel Arria 10 GT Devices

The frequencies listed are the maximum frequencies.

Symbol/Description	Condition (V)	Core Speed Grade with Power Options		Unit
		-1	-2	
20-bit interface - FIFO	$V_{CC} = 0.9/0.95$	4	00	MHz
20-bit interface - Registered	$V_{CC} = 0.9/0.95$	4	00	MHz
32-bit interface - FIFO	$V_{CC} = 0.9/0.95$	4	04	MHz
32-bit interface - Registered	$V_{CC} = 0.9/0.95$	404		MHz
64-bit interface - FIFO	$V_{CC} = 0.9/0.95$	4	07	MHz
64-bit interface - Registered	$V_{CC} = 0.9/0.95$	4	07	MHz
PCIe Gen3 HIP-Fabric interface	$V_{CC} = 0.9/0.95$	250		MHz

Intel[®] Arria[®] 10 Device Datasheet



Transceiver Specifications for Intel Arria 10 GX, SX, and GT Devices

Table 30.Reference Clock Specifications

Symbol/Description	Condition	Condition All Trai		ransceiver Speed Grades		
		Min	Тур	Max		
Supported I/O Standards	Dedicated reference clock pin	CML, Differential LVPECL, LVDS, and HCSL				
	RX reference clock pin		CML, Differential I	VPECL, and LVDS		
Input Reference Clock Frequency (CMU PLL)		61	-	800	MHz	
Input Reference Clock Frequency (ATX PLL)		100	-	800	MHz	
Input Reference Clock Frequency (fPLL PLL)		25 ⁽⁴³⁾ / 50 ⁽⁴⁴⁾	-	800	MHz	
Rise time	20% to 80%	_	_	400	ps	
Fall time	80% to 20%	_	_	400	ps	
Duty cycle	-	45	_	55	%	
Spread-spectrum modulating clock frequency	PCIe	30	_	33	kHz	
Spread-spectrum downspread	PCIe	_	0 to -0.5	_	%	
On-chip termination resistors	-	_	100	_	Ω	
Absolute V _{MAX}	Dedicated reference clock pin	_	-	1.6	V	
	RX reference clock pin	_	-	1.2	V	
Absolute V _{MIN}	-	-0.4	-	_	V	
Peak-to-peak differential input voltage	-	200	-	1600	mV	
V _{ICM} (AC coupled)	$V_{CCR_{GXB}} = 0.95 V$	_	0.95	_	V	
	<u>.</u>				continued	

⁽⁴³⁾ This specification is for HDMI mode only.

⁽⁴⁴⁾ This specification is for other non-HDMI modes.



Intel[®] Arria[®] 10 Device Datasheet A10-DATASHEET | 2020.06.26

Symbol/Description	Condition	All T	ransceiver Speed Gr	ades	Unit
		Min	Тур	Max	
	$V_{CCR_{GXB}} = 1.03 V$	-	1.03	—	V
	$V_{CCR_{GXB}} = 1.12 V$	-	1.12	—	V
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	mV
Transmitter REFCLK Phase Noise (622 MHz) (45)	100 Hz	-	_	-70	dBc/Hz
	1 kHz	_	-	-90	dBc/Hz
	10 kHz	_	-	-100	dBc/Hz
	100 kHz	_	_	-110	dBc/Hz
	≥ 1 MHz	_	-	-120	dBc/Hz
Transmitter REFCLK Phase Jitter (100 MHz)	1.5 MHz to 100 MHz (PCIe)	_	-	4.2	ps (rms)
R _{REF}	-	-	2.0 k ±1%	_	Ω
TSSC-MAX-PERIOD-SLEW	Max SSC df/dt			0.75	

Table 31. Transceiver Clocks Specifications

Symbol (Description	Condition	All Transceiver Speed Grades			Unit
Symbol/Description	Condition	Min	Тур	Мах	Unit
CLKUSR pin for transceiver calibration	Transceiver Calibration	100	_	125	MHz
reconfig_clk	Reconfiguration interface	100	_	125	MHz

⁽⁴⁵⁾ To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 622 MHz + 20*log(f/622).



Clock Network	Maximum Performance (46)			Channel Span	Unit
	ΑΤΧ	fPLL	СМИ		
×1	17.4	12.5	10.3125	6 channels in a single bank	Gbps
x6	17.4	12.5	N/A	6 channels in a single bank	Gbps
PLL feedback compensation mode	17.4	12.5	N/A	Side-wide	Gbps
xN at 0.95 V V _{CCR_GXB} / V _{CCT_GXB}	10.5	10.5	N/A	Up two banks and down two banks ⁽⁴⁶⁾ ⁽⁴⁷⁾	Gbps
xN at 1.03 V V _{CCR_GXB} / V _{CCT_GXB}	15.0	12.5	N/A	Up two banks and down two banks ^{(46) (47)}	Gbps
xN at 1.12 V V _{CCR_GXB} / V _{CCT_GXB}	16.0	12.5	N/A	Up two banks and down two banks ^{(46) (47)}	Gbps

Table 32. Transceiver Clock Network Maximum Data Rate Specifications

Table 33.Receiver Specifications

Symbol/Description	Condition	All Transceiver Speed Grades			11-24
	Condition	Min	Тур	Мах	Unit
Supported I/O Standards	-	High Speed Differential I/O, CML , Differential LVPECL , and LVDS ⁽⁴⁸⁾			
Absolute V _{MAX} for a receiver pin ⁽⁴⁹⁾	_	-	_	1.2	V
Absolute V _{MIN} for a receiver pin ⁽⁴⁹⁾	_	-0.4	_	_	v
continue					continued

⁽⁴⁶⁾ The maximum data rate depends on speed grade.

⁽⁴⁷⁾ For more information, refer to the PLLs and Clock Networks chapter of the *Intel Arria 10 Transceiver PHY User Guide*.

⁽⁴⁸⁾ CML, Differential LVPECL, and LVDS are only used on AC coupled links.

⁽⁴⁹⁾ The device cannot tolerate prolonged operation at this absolute maximum.



Symbol/Description	Condition	A	II Transceiver Speed Grade	es	Unit	
	Condition	Min	Тур	Мах	Unit	
Maximum peak-to-peak differential input voltage $V_{\rm ID}$ (diff p-p) before device configuration	-	_	_	1.6	V	
Maximum peak-to-peak	$V_{CCR_GXB} = 1.12 V$	_	_	2.0	V	
differential input voltage V_{ID} (diff p-p) after device	$V_{CCR_GXB} = 1.03 V$	-	-	2.0	V	
configuration	$V_{CCR_GXB} = 0.95 V$	-	-	2.4	V	
Minimum differential eye opening at receiver serial input pins ⁽⁵⁰⁾	-	50	_	_	mV	
Differential on-chip	85-Ω setting	-	85 ± 30%	_	Ω	
termination resistors	100-Ω setting	-	100 ± 30%	_	Ω	
	V _{CM} = 0.65 V	-	600	_	mV	
V_{ICM} (AC and DC coupled) (51)	V _{CM} = 0.7 V	-	700	-	mV	
	V _{CM} = 0.75 V	-	700	_	mV	
t _{LTR} ⁽⁵²⁾	-	-	-	10	μs	
t _{LTD} ⁽⁵³⁾	-	4	_	_	μs	
t _{LTD_manual} (54)	-	4	-	_	μs	
t _{LTR_LTD_manual} (55)	-	15	-	_	μs	
		•	•	•	continued	

⁽⁵⁰⁾ The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver Equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

- $^{(52)}$ t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- $^{(53)}$ t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high.

⁽⁵¹⁾ Intel Arria 10 devices only support DC coupling when using the Hybrid Memory Cube (HMC) or the Intel QuickPath Interconnect (QPI) specifications.

Intel[®] Arria[®] 10 Device Datasheet

(intel)

Symbol/Description	Condition	A	All Transceiver Speed Grades		
	Condition	Min	Тур	Мах	Unit
Run Length	-	_	_	200	UI
	PCIe-only	-300	_	300	РРМ
CDR PPM tolerance	All other protocols	-1000	_	1000	РРМ
Programmable DC Gain	Setting = 0-4	0	-	10	dB
Programmable AC Gain at High Gain mode and Data Rate \leq 6 Gbps with 0.95 V V _{CCR}	Setting = 0-28	0	_	19	dB
Programmable AC Gain at High Gain mode and Data Rate \leq 6 Gpbs with 1.03 V V _{CCR}	Setting = 0-28	0	_	21	dB
Programmable AC Gain at High Gain mode and Data Rate \leq 17.4 Gpbs with 1.03 V V _{CCR}	Setting = 0-28	0	_	17	dB
Programmable AC Gain at High Data Rate mode	Setting = 0-15	0	-	8	dB

 $^{^{(55)}}$ t_{LTR_LTD_manual} is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.



 $^{^{(54)}}$ t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.



Table 34.Transmitter Specifications

Symbol/Description	Condition	A	All Transceiver Speed Grades		
	Condition	Min	Тур	Мах	Unit
Supported I/O Standards	-		High Speed Differential I/O ⁽⁵⁶	5)	_
Differential on-chip	85-Ω setting	_	85 ± 20%	-	Ω
termination resistors	100-Ω setting	-	100 ± 20%	-	Ω
	V _{CCT} = 0.95 V	_	450	_	mV
V _{OCM} (AC coupled)	V _{CCT} = 1.03 V	-	500	-	mV
	V _{CCT} = 1.12 V	_	550	_	mV
	V _{CCT} = 0.95 V	_	450	-	mV
V _{OCM} (DC coupled)	V _{CCT} = 1.03 V	-	500	-	mV
	V _{CCT} = 1.12 V	_	550	_	mV
Rise time ⁽⁵⁷⁾	20% to 80%	20	-	130	ps
Fall time ⁽⁵⁷⁾	80% to 20%	20	_	130	ps
Intra-differential pair skew (58)	TX V _{CM} = 0.5 V and slew rate setting of SLEW_R5 $^{(59)}$	_	-	15	ps

⁽⁵⁶⁾ High Speed Differential I/O is the dedicated I/O standard for the transmitter in Intel Arria 10 transceivers.

⁽⁵⁷⁾ The Intel Quartus Prime software automatically selects the appropriate slew rate depending on the design configurations.

⁽⁵⁸⁾ In QPI mode, if $V_{CM} < 0.17$ V, the input Vid must be greater than 100 mV. If $V_{CM} > 0.17$ V, the input Vid must be greater than 70 mV.

⁽⁵⁹⁾ SLEW_R1 is the slowest and SLEW_R5 is the fastest. SLEW_R6 and SLEW_R7 are not used.



Table 35. Typical Transmitter V_{OD} Settings

Symbol	V _{OD} Setting	V _{OD} -to-V _{CCT} Ratio
	31	1.00
	30	0.97
	29	0.93
	28	0.90
	27	0.87
	26	0.83
	25	0.80
	24	0.77
	23	0.73
V_{OD} differential value = V_{OD} -to- V_{CCT} ratio x V_{CCT}	22	0.70
	21	0.67
	20	0.63
	19	0.60
	18	0.57
	17	0.53
	16	0.50
	15	0.47
	14	0.43
	13	0.40
	12	0.37



Table 36. Transmitter Channel-to-channel Skew Specifications

Mode	Channel Span	Maximum Skew	Unit
x6 Clock	Up to 6 channels in one bank	61	ps
xN Clock	Within 2 banks	230	ps
	Up 2 banks and down 2 banks	500	
PLL Feedback Compensation ⁽⁶⁰⁾ , ⁽⁶¹⁾ , ⁽⁶²⁾	Side-wide	1600	ps

Related Information

PLLs and Clock Networks

Core Performance Specifications

Clock Tree Specifications

Table 37. Clock Tree Performance for Intel Arria 10 Devices

Parameter	Performance (All Speed Grades)	Unit
Global clock, regional clock, and small periphery clock	644	MHz
Large periphery clock	525	MHz

⁽⁶⁰⁾ refclk is set to 125 MHz during the test.

- ⁽⁶¹⁾ You can reduce the lane-to-lane skew by increasing the reference clock frequency.
- ⁽⁶²⁾ The middle refclk location provides the lowest lane-to-lane skew.



PLL Specifications

Fractional PLL Specifications

Table 38. Fractional PLL Specifications for Intel Arria 10 Devices

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
f _{IN}	Input clock frequency	_	30	_	800 (63)	MHz
f _{INPFD}	Input clock frequency to the phase frequency detector (PFD)	-	30	-	700	MHz
f _{CASC_INPFD}	Input clock frequency to the PFD of destination cascade PLL	-	30	-	60	MHz
f _{VCO}	PLL voltage-controlled oscillator (VCO) operating range	-	6	-	14.025	GHz
t _{EINDUTY}	Input clock duty cycle	_	45	_	55	%
f _{OUT}	Output frequency for internal global or regional clock	-	-	-	644	MHz
f _{DYCONFIGCLK}	Dynamic configuration clock for reconfig_clk	-	-	-	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or deassertion of pll_powerdown	_	-	-	1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post- scale counters/delays)	_	-	-	1	ms
f _{CLBW}	PLL closed-loop bandwidth	_	0.3	-	4	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift	Non-SmartVID	_	-	50	ps
		SmartVID	_	-	75	ps
	1	1	1	1		continued

Send Feedback

⁽⁶³⁾ This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.



Send Feedback

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
t _{ARESET}	Minimum pulse width on the pll_powerdown signal	_	10	_	_	ns
t _{INCCJ} (64)(65)	Input clock cycle-to-cycle jitter	$F_{REF} \ge 100 \text{ MHz}$	_	_	0.13	UI (p-p)
		F _{REF} < 100 MHz	_	—	650	ps (p-p)
t _{OUTPJ} ⁽⁶⁶⁾	Period jitter for clock output	F _{OUT} ≥ 100 MHz	_	—	600	ps (p-p)
		F _{OUT} < 100 MHz	_	_	60	mUI (p-p)
t _{outcc} (66)	Cycle-to-cycle jitter for clock output	F _{OUT} ≥ 100 MHz	_	_	600	ps (p-p)
		F _{OUT} < 100 MHz	_	_	60	mUI (p-p)
dK _{BIT}	Bit number of Delta Sigma Modulator (DSM)	_	—	32	_	bit

Related Information

- Memory Output Clock Jitter Specifications on page 54 Provides more information about the external memory interface clock output jitter specifications.
- KDB link: How do I compensate for the jitter of PLL cascading or non-dedicated clock path for Intel Arria 10 PLL reference clock?

For the Intel Quartus Prime software version prior to 17.1, the fPLL output may experience additional jitter. The additional jitter occurs if you source the reference clock from a cascaded PLL output, global clock, or core clock. To compensate for the jitter, the designs require additional constraints. This issue has been fixed in the Intel Quartus Prime software version 17.1.

- ⁽⁶⁵⁾ F_{REF} is f_{IN}/N , specification applies when N = 1.
- ⁽⁶⁶⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Intel Arria 10 Devices table.

Intel[®] Arria[®] 10 Device Datasheet

⁽⁶⁴⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.</p>



I/O PLL Specifications

Table 39. I/O PLL Specifications for Intel Arria 10 Devices

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
f _{IN}	Input clock frequency	-1 speed grade	10	-	800 (67)	MHz
		-2 speed grade	10	-	700 (67)	MHz
		-3 speed grade	10	-	650 (67)	MHz
f _{INPFD}	Input clock frequency to the PFD	_	10	-	325	MHz
f _{CASC_INPFD}	Input clock frequency to the PFD of destination cascade PLL	_	10	-	60	MHz
f _{VCO}	PLL VCO operating range	-1 speed grade	600	-	1600	MHz
		-2 speed grade	600	-	1434	MHz
		-3 speed grade	600	-	1250	MHz
f _{CLBW}	PLL closed-loop bandwidth	_	0.1	-	8	MHz
teinduty	Input clock or external feedback clock input duty cycle	_	40	_	60	%
f _{OUT}	Output frequency for internal global or regional clock (C counter)	-1, -2, -3 speed grade	_	_	644	MHz
f _{OUT_EXT}	Output frequency for external clock output	-1 speed grade	_	-	800	MHz
		-2 speed grade	_	-	720	MHz
		-3 speed grade	_	-	650	MHz
toutduty	Duty cycle for dedicated external clock output	Non-SmartVID	45	50	55	%
	(when set to 50%)	SmartVID	42	50	58	%
t _{FCOMP}	External feedback clock compensation time	-	_	-	10	ns
			1	•	1	continued

⁽⁶⁷⁾ This specification is limited by the I/O maximum frequency. The maximum achievable I/O frequency is different for each I/O standard and is depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.





Symbol	Parameter	Condition	Min	Тур	Мах	Unit
f _{DYCONFIGCLK}	Dynamic configuration clock for mgmt_clk and scanclk	_	_	-	100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or deassertion of areset	_	_	-	1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	-	1	ms
t _{PLL_PSERR}	Accuracy of PLL phase shift	_	_	_	±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	_	10	_	-	ns
t _{INCCJ} (68)(69)	Input clock cycle-to-cycle jitter	$F_{REF} \ge 100 \text{ MHz}$	_	_	0.15	UI (p-p)
		F _{REF} < 100 MHz	_	_	750	ps (p-p)
t _{OUTPJ_DC}	Period jitter for dedicated clock output	$F_{OUT} \ge 100 \text{ MHz}$	_	_	175	ps (p-p)
		F _{OUT} < 100 MHz	_	_	17.5	mUI (p-p)
t _{OUTCCJ_DC}	Cycle-to-cycle jitter for dedicated clock output	$F_{OUT} \ge 100 \text{ MHz}$	_	_	175	ps (p-p)
		F _{OUT} < 100 MHz	_	_	17.5	mUI (p-p)
t _{outpj_io} (70)	Period jitter for clock output on the regular I/O	$F_{OUT} \ge 100 \text{ MHz}$	_	_	600	ps (p-p)
		F _{OUT} < 100 MHz	_	_	60	mUI (p-p)
t _{OUTCCJ_IO} (70)	Cycle-to-cycle jitter for clock output on the	$F_{OUT} \ge 100 \text{ MHz}$	_	_	600	ps (p-p)
	regular I/O	F _{OUT} < 100 MHz	_	_	60	mUI (p-p)
t _{CASC_OUTPJ_DC}	Period jitter for dedicated clock output in	$F_{OUT} \ge 100 \text{ MHz}$	_	-	175	ps (p-p)
	cascaded PLLs	F _{OUT} < 100 MHz	_	_	17.5	mUI (p-p)

⁽⁶⁸⁾ A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

⁽⁶⁹⁾ F_{REF} is f_{IN}/N , specification applies when N = 1.

⁽⁷⁰⁾ External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Intel Arria 10 Devices table.



Related Information

- Memory Output Clock Jitter Specifications on page 54 Provides more information about the external memory interface clock output jitter specifications.
- KDB link: How do I compensate for the jitter of PLL cascading or non-dedicated clock path for Intel Arria 10 PLL reference clock?

For the Intel Quartus Prime software version prior to 17.1, the I/O PLL output may experience additional jitter. The additional jitter occurs if you source the reference clock from a cascaded PLL output, global clock, or core clock. To compensate for the jitter, the designs require additional constraints. This issue has been fixed in the Intel Quartus Prime software version 17.1.

DSP Block Specifications

Table 40. DSP Block Performance Specifications for Intel Arria 10 Devices (V_{CC} and V_{CCP} at 0.9 V Typical Value)

Mode			Perfor	mance			Unit
	-E1S, -E1H	-I1S, -I1H	-E2L, -E2S	-12L, -12S	-E3S, -E3V	-I3S, -I3V	
Fixed-point 18 \times 19 multiplication mode	548	528	456	438	364	346	MHz
Fixed-point 27 \times 27 multiplication mode	541	522	450	434	358	344	MHz
Fixed-point 18×18 multiplier adder mode	548	529	459	440	370	351	MHz
Fixed-point 18×18 multiplier adder summed with 36-bit input mode	539	517	444	422	349	326	MHz
Fixed-point 18 \times 19 systolic mode	548	529	459	440	370	351	MHz
Complex 18 \times 19 multiplication mode	548	528	456	438	364	346	MHz
Floating point multiplication mode	548	527	447	427	347	326	MHz
Floating point adder or subtract mode	488	471	388	369	288	266	MHz
Floating point multiplier adder or subtract mode	483	465	386	368	290	270	MHz
Floating point multiplier accumulate mode	510	490	418	393	326	294	MHz
Floating point vector one mode	502	482	404	382	306	282	MHz
Floating point vector two mode	474	455	383	367	293	278	MHz



Mode	Perfo	Performance		
	-I1S, -I1H	-I2L, -I2S		
Fixed-point 18 × 19 multiplication mode	635	517	MHz	
Fixed-point 27 × 27 multiplication mode	633	517	MHz	
Fixed-point 18 \times 18 multiplier adder mode	635	516	MHz	
Fixed-point 18 $ imes$ 18 multiplier adder summed with 36-bit input mode	631	509	MHz	
Fixed-point 18 × 19 systolic mode	635	516	MHz	
Complex 18 × 19 multiplication mode	635	517	MHz	
Floating point multiplication mode	635	501	MHz	
Floating point adder or subtract mode	564	468	MHz	
Floating point multiplier adder or subtract mode	564	475	MHz	
Floating point multiplier accumulate mode	581	482	MHz	
Floating point vector one mode	574	471	MHz	
Floating point vector two mode	550	450	MHz	

Table 41. DSP Block Performance Specifications for Intel Arria 10 Devices (V_{CC} and V_{CCP} at 0.95 V Typical Value)

Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to **50%** output duty cycle. Use the Intel Quartus Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX}.



Memory	Mode	Performance					
		-E1S, -E1H	-I1S, -I1H	-E2L, -E2S, - I2L, -I2S	-E3S, -E3V	-13S, -13V	Unit
MLAB	Single port, all supported widths (×16/×32)	700	660	570	490	490	MHz
	Simple dual-port, all supported widths (×16/×32)	700	660	570	490	490	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	460	450	400	330	330	MHz
	ROM, all supported width (×16/×32)	700	660	570	490	490	MHz
M20K Block	Single-port, all supported widths	730	690	625	530	510	MHz
	Simple dual-port, all supported widths	730	690	625	530	510	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	550	520	470	410	410	MHz
	Simple dual-port with ECC enabled, 512 × 32	470	450	410	360	360	MHz
	Simple dual-port with ECC and optional pipeline registers enabled, 512×32	620	590	520	470	470	MHz
	True dual port, all supported widths	730	690	600	480	480	MHz
	ROM, all supported widths	730	690	625	530	510	MHz

Table 42. Memory Block Performance Specifications for Intel Arria 10 Devices (V_{CC} and V_{CCP} at 0.9 V Typical Value)

Table 43.Memory Block Performance Specifications for Intel Arria 10 Devices (V_{CC} and V_{CCP} at 0.95 V Typical Value)

Memory	Mode	Performance			
		-I1S, -I1H	-I2L, -I2S	Unit	
MLAB	Single port, all supported widths (×16/×32)	706	610	MHz	
	Simple dual-port, all supported widths (×16/×32)	706	610	MHz	
	Simple dual-port with read and write at the same address	482	428	MHz	
	ROM, all supported width (×16/×32)	706	610	MHz	
M20K Block	Single-port, all supported widths	735	670	MHz	
				continued	





Memory	Mode	Performance		
		–I1S, –I1H	-12L, -12S	Unit
	Simple dual-port, all supported widths	735	670	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	555	500	MHz
	Simple dual-port with ECC enabled, 512×32	480	440	MHz
	Simple dual-port with ECC and optional pipeline registers enabled, 512 \times 32	630	555	MHz
	True dual port, all supported widths	735	640	MHz
	ROM, all supported widths	735	670	MHz

Temperature Sensing Diode Specifications

Internal Temperature Sensing Diode Specifications

Table 44. Internal Temperature Sensing Diode Specifications for Intel Arria 10 Devices

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution
-40 to 125°C	±5°C	No	1 MHz	< 5 ms	10 bits

Related Information

Transfer Function for Internal TSD Provides the transfer function for the internal TSD.



External Temperature Sensing Diode Specifications

Table 45. External Temperature Sensing Diode Specifications for Intel Arria 10 Devices

- The typical value is at 25°C.
- Diode accuracy improves with lower injection current.
- Absolute accuracy is dependent on third party external diode ADC and integration specifics.

Description	Min	Тур	Max	Unit
I _{bias} , diode source current	10	_	100	μA
V _{bias} , voltage across diode	0.3	—	0.9	V
Series resistance	—	—	< 1	Ω
Diode ideality factor	_	1.03	_	_

Internal Voltage Sensor Specifications

Table 46. Internal Voltage Sensor Specifications for Intel Arria 10 Devices

	Parameter	Minimum	Typical	Maximum	Unit
Resolution		-	—	6	Bit
Sampling rate		-	—	500	Ksps
Differential non-linearity (DNL)		-	—	±1	LSB
Integral non-linearity (INL)	-	—	±1	LSB
Gain error		-	—	±1	%
Offset error		—	—	±1	LSB
Input capacitance		-	20	_	pF
Clock frequency		0.1	—	11	MHz
Unipolar Input Mode	Input signal range for Vsigp	0	—	1.5	V
	Common mode voltage on Vsign	0	—	0.25	V
	Input signal range for Vsigp – Vsign	0	_	1.25	V





Periphery Performance Specifications

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Table 47. High-Speed I/O Specifications for Intel Arria 10 Devices

When serializer/deserializer (SERDES) factor J = 3 to 10, use the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

The Intel Arria 10 devices support the following output standards using true LVDS output buffer types on all I/O banks:

- True RSDS output standard with data rates of up to 360 Mbps
- True mini-LVDS output standard with data rates of up to 400 Mbps

Symbol	Condition	-E1S ⁽⁷¹⁾ , -E1H, -I1S ⁽⁷¹⁾ , -I1H			-E2L,	-E2L, -E2S ⁽⁷¹⁾ , -I2L, - I2S ⁽⁷¹⁾		-E3L, I3L,	-E3S ⁽⁷¹⁾ , -I3S ⁽⁷¹⁾	, -E3V, - , -I3V	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
f _{HSCLK_in} (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40 $^{(72)}$	10	-	800	10	-	700	10	_	625	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(72)}$	10	-	625	10	-	625	10	_	525	MHz
f _{HSCLK_OUT} (output clock frequency)	_	_	-	800 (73)	-	-	700 (73)	_	_	625 ⁽⁷³⁾	MHz
continued.										nued	

⁽⁷¹⁾ -E1S and -E2S speed grades are applicable to both V_{CC} = 0.9 V and 0.95 V. -E3S speed grade is only applicable to V_{CC} = 0.9 V.

⁽⁷³⁾ This is achieved by using the PHY clock network.

⁽⁷²⁾ Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.



A10-DATASHEET | 2020.06.26

Symbol		Condition	-E1S ⁽⁷¹⁾ ,	-E1H, -I	1S ⁽⁷¹⁾ , -I1H	-E2L,	-E2S ⁽⁷¹⁾ I2S ⁽⁷¹⁾	, - I2L , -	-E3L, I3L,	-E3S ⁽⁷¹⁾ , -I3S ⁽⁷¹⁾	¹⁾ , -E3V, - Unit ⁽¹⁾ , -I3V	
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Transmitter True Differential I/O Standards - f _{HSDR} (data rate) ⁽⁷⁴⁾	Differential I/O	SERDES factor J = 4 to 10 ⁽⁷⁵⁾ (76)(77)	(77)	-	1600	(77)	-	1434	(77)	_	1250	Mbps
		SERDES factor J = $3^{(75)(76)(77)}$	(77)	-	1200	(77)	-	1076	(77)	_	938	Mbps
		SERDES factor J = 2, uses DDR registers	(77)	-	333 (78)	(77)	-	275 ⁽⁷⁸⁾	(77)	_	250 (78)	Mbps
		SERDES factor J = 1, uses DDR registers	(77)	-	333 (78)	(77)	-	275 ⁽⁷⁸⁾	(77)	_	250 ⁽⁷⁸⁾	Mbps
Differ I/O		Total jitter for data rate, 600 Mbps – 1.6 Gbps	-	-	160	-	-	200	_	_	250	ps
	Standards	Total jitter for data rate, < 600 Mbps	_	-	0.1	-	-	0.12	_	_	0.15	UI
											conti	nued

- (76) The V_{CC} and V_{CCP} must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.
- ⁽⁷⁷⁾ The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and serializer do not have a minimum toggle rate.
- $(^{78})$ The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}) provided you can close the design timing and the signal integrity meets the interface requirements.



⁽⁷¹⁾ -E1S and -E2S speed grades are applicable to both V_{CC} = 0.9 V and 0.95 V. -E3S speed grade is only applicable to V_{CC} = 0.9 V.

⁽⁷⁴⁾ Requires package skew compensation with PCB trace length.

⁽⁷⁵⁾ The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.



A10-DATASHEET | 2020.06.26

Send Feedback

Symbol		Condition	-E1S ⁽⁷¹⁾ ,	-E1H, -I	1S ⁽⁷¹⁾ , -I1H	-E2L,	-E2S ⁽⁷¹⁾ I2S ⁽⁷¹⁾			-E3S ⁽⁷¹⁾ -I3S ⁽⁷¹⁾	, -E3V, - , -I3V	Unit
			Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Max	
	t _{DUTY} ⁽⁷⁹⁾	TX output clock duty cycle for Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	t _{RISE &} & t _{FALL} (76)(80)	True Differential I/O Standards	_	_	160	-	-	180	-	-	200	ps
	TCCS (79)(74)	True Differential I/O Standards	—	-	150	-	-	150	-	-	150	ps
Receiver	True Differential I/O	SERDES factor J = 4 to 10 $(75)(76)(77)$	150	-	1600	150	_	1434	150	_	1250	Mbps
	fyo Standards - f _{HSDRDPA} (data rate)	SERDES factor J = 3 ⁽⁷⁵⁾ (76)(77)	150	-	1200	150	_	1076	150	_	938	Mbps
	f _{HSDR} (data rate)	SERDES factor J = 3 to 10	(77)	-	(81)	(77)	-	(81)	(77)	-	(81)	Mbps
	(without DPA) ⁽⁷⁴⁾	SERDES factor J = 2, uses DDR registers	(77)	_	(78)	(77)	-	(78)	(77)	-	(78)	Mbps
		SERDES factor J = 1, uses DDR registers	(77)	_	(78)	(77)	-	(78)	(77)	-	(78)	Mbps
DPA (FIFO mode)	DPA run length	-	_	_	10000	_	-	10000	-	-	10000	UI
DPA (soft CDR mode)	DPA run length	SGMII/GbE protocol	_	_	5	_	-	5	_	-	5	UI
	·										conti	inued

(71) -E1S and -E2S speed grades are applicable to both V_{CC} = 0.9 V and 0.95 V. -E3S speed grade is only applicable to V_{CC} = 0.9 V.

⁽⁷⁹⁾ Not applicable for DIVCLK = 1.

 $^{(80)}$ This applies to default pre-emphasis and V_{OD} settings only.

⁽⁸¹⁾ You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.




A10-DATASHEET | 2020.06.26

Symbol		Condition	-E1S ⁽⁷¹⁾ ,	-E1H, -I	(1S ⁽⁷¹⁾ , -I1H	-E2L,	-E2S ⁽⁷¹⁾ I2S ⁽⁷¹⁾	, -I2L , -	-E3L, I3L,	-E3S ⁽⁷¹⁾ -I3S ⁽⁷¹⁾	, -E3V, - , -I3V	Unit
			Min	Тур	Мах	Min	Тур	Max	Min	Тур	Max	
		All other protocols	_	_	50 data transition per 208 UI	_	_	50 data transition per 208 UI	_	_	50 data transition per 208 UI	_
Soft CDR mode	Soft-CDR ppm tolerance	-	_	-	300	-	_	300	_	-	300	± ppm
Non DPA mode	Sampling Window	_	_	-	300	-	_	300	-	_	300	ps

DPA Lock Time Specifications

Figure 2. DPA Lock Time Specifications with DPA PLL Calibration Enabled



⁽⁷¹⁾ -E1S and -E2S speed grades are applicable to both V_{CC} = 0.9 V and 0.95 V. -E3S speed grade is only applicable to V_{CC} = 0.9 V.



Table 48. DPA Lock Time Specifications for Intel Arria 10 Devices

The specifications are applicable to both extended and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.


Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions ⁽⁸²⁾	Maximum Data Transition
SPI-4	0000000001111111111	2	128	640
Parallel Rapid I/O	00001111	2	128	640
	10010000	4	64	640
Miscellaneous	10101010	8	32	640
	01010101	8	32	640

⁽⁸²⁾ This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.



LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications

Figure 3. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications for a Data Rate Equal to 1.6 Gbps



LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification

 Table 49.
 LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.6 Gbps


Jitter Frequ	uency (Hz)	Sinusoidal Jitter (UI)		
F1	10,000	25.00		
F2	17,565	25.00		
F3	1,493,000	0.28		
F4	50,000,000	0.28		



Intel[®] Arria[®] 10 Device Datasheet



Figure 4. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than 1.6 Gbps



Memory Standards Supported by the Hard Memory Controller

Table 50. Memory Standards Supported by the Hard Memory Controller for Intel Arria 10 Devices

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator.

Memory Standard	Rate Support	Ping Pong PHY Support	Maximum Frequency (MHz)
DDR4 SDRAM	Quarter rate	Yes	1,200
DDR3 SDRAM	Quarter rate	Yes	1,066
DDR3L SDRAM	Quarter rate	Yes	933
LPDDR3 SDRAM	Quarter rate	_	800

Related Information

External Memory Interface Spec Estimator Provides the specific details of the memory standards supported.



Intel[®] Arria[®] 10 Device Datasheet



Memory Standards Supported by the Soft Memory Controller

Table 51. Memory Standards Supported by the Soft Memory Controller for Intel Arria 10 Devices

This table lists the overall capability of the soft memory controller. For specific details, refer to the External Memory Interface Spec Estimator.

Memory Standard	Rate Support	Maximum Frequency (MHz)
RLDRAM 3 ⁽⁸³⁾	Quarter rate	1,200
QDR IV SRAM ⁽⁸³⁾	Quarter rate	1,066
QDR II SRAM	Half rate	633
QDR II+ SRAM	Half rate	633
QDR II+ Xtreme SRAM	Half rate	633

Related Information

External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.

Memory Standards Supported by the HPS Hard Memory Controller

Table 52. Memory Standards Supported by the HPS Hard Memory Controller for Intel Arria 10 Devices

This table lists the overall capability of the hard memory controller. For specific details, refer to the External Memory Interface Spec Estimator.

Memory Standard	Rate Support	Maximum Frequency (MHz)		
DDR4 SDRAM	Half rate	1,200		
DDR3 SDRAM	Half rate	1,066		
DDR3L SDRAM	Half rate	933		

Related Information

External Memory Interface Spec Estimator

Provides the specific details of the memory standards supported.

Send Feedback

⁽⁸³⁾ Intel Arria 10 devices support this external memory interface using hard PHY with soft memory controller.



DLL Range Specifications

Table 53. DLL Frequency Range Specifications for Intel Arria 10 Devices

Intel Arria 10 devices support memory interface frequencies lower than 600 MHz, although the reference clock that feeds the DLL must be at least 600 MHz. To support interfaces below 600 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range.

Parameter	Performance (for All Speed Grades)	Unit
DLL operating frequency range	600 - 1333	MHz

DQS Logic Block Specifications

Table 54. DQS Phase Shift Error Specifications for DLL-Delayed Clock (t_{DQS_PSERR}) for Intel Arria 10 Devices

This error specification is the absolute maximum and minimum error.

Symbol	Performance (for All Speed Grades)	Unit
t _{DQS_PSERR}	5	ps

Memory Output Clock Jitter Specifications

Table 55. Memory Output Clock Jitter Specifications for Intel Arria 10 Devices

The clock jitter specification applies to the memory output clock pins clocked by an I/O PLL, or generated using differential signal-splitter and double data I/O circuits clocked by a PLL output routed on a PHY clock network as specified. Intel recommends using PHY clock networks for better jitter performance.

The memory output clock jitter is applicable when an input jitter of 10 ps peak-to-peak is applied with bit error rate (BER) 10⁻¹², equivalent to 14 sigma.

Protocol	Parameter	Symbol	N	Non-SmartVID			SmartVID (-3V Speed Grade)			
			Data Rate (Mbps)	Min	Мах	Data Rate (Mbps)	Min	Max		
DDR3	Clock period jitter	t _{JIT(per)}	2,133	-40	40	1,600	-70	70	ps	
	Cycle-to-cycle period jitter	t _{JIT(cc)}	2,133	-40	40	1,600	-70	70	ps	
	Duty cycle jitter	t _{JIT(duty)}	2,133	-40	40	1,600	-100	100	ps	
DDR4	Clock period jitter	t _{JIT(per)}	2,400	-40	40	1,600	-63	63	ps	
	Cycle-to-cycle period jitter	t _{JIT(cc)}	2,400	-40	40	1,600	-63	63	ps	
	Duty cycle jitter	t _{JIT(duty)}	2,400	-40	40	1,600	-100	100	ps	




OCT Calibration Block Specifications

Table 56. OCT Calibration Block Specifications for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	—	—	20	MHz
T _{OCTCAL}	Number of OCTUSRCLK clock cycles required for R_{S} OCT $/R_{T}$ OCT calibration	> 2000	_	_	Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for OCT code to shift out	_	32	_	Cycles
T _{RS_RT}	Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between R_S OCT and R_T OCT	_	2.5	_	ns

Figure 5. Timing Diagram for on oe and dyn_term_ctrl Signals



HPS Specifications

This section provides HPS specifications and timing for Intel Arria 10 devices.

If you are using the early I/O release configuration flow, you cannot initially use SmartVID to power your device. Instead, you can use a fixed power supply until after the FPGA is configured. When the FPGA is configured, you can then enable SmartVID.




HPS Reset Input Requirements

Table 57. HPS Reset Input Requirements for Intel Arria 10 Devices

Description	Min	Мах	Unit
HPS cold reset pulse width	600	—	ns
HPS warm reset pulse width	600	_	ns
Cold reset deassertion to BSEL sampling, using <code>oscl_clk</code> $^{(84)}$	_	1000	osc1_clk cycles
Cold reset deassertion to BSEL sampling, using secure clock, without RAM clearing	—	100	μs
Cold reset deassertion to BSEL sampling, using secure clock, with RAM clearing	_	50	ms

 $^{^{(84)}}$ <code>osc1_clk</code> is supplied from the <code>HPS_CLK1</code> pin.







HPS Clock Performance

HPS Clock Temperature Grade		V _{CCL}	V _{CCL_HPS} = 0.9 V (typical)		V _{CCL_HP}	Unit		
	Grade	-1 Speed Grade	-2 Speed Grade	-3 Speed Grade	-1 Speed Grade	-2 Speed Grade	-3 Speed Grade	
mpu_base_clk	All	1,200	1,000	800	1,500	1,200	1,000	MHz
noc_base_clk	All	400	400	300	500	400	300	MHz
hmc_free_clk (86)	All	600	533	467	600	533	467	MHz

Table 58. Maximum HPS Clock Frequencies Across Device Speed Grades for Intel Arria 10 Devices

Related Information

- Clock Select, Intel Arria 10 Hard Processor System Technical Reference Manual Provides information on the Clock Select (CSEL) values that require higher voltage operation.
- SoC Security chapter, Intel Arria 10 Hard Processor System Technical Reference Manual Provides information about programming fuses.
- External Memory Interface Spec Estimator
 Provides the specific details of the maximum allowed SDRAM operating frequency, which is twice the frequency of
 hmc_free_clk.

HPS PLL Specifications

HPS PLL Input Requirements

The HPS main PLL receives the clock signal from the HPS_CLK1 pin. For details on this pin, refer to the Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines.



 $^{^{(85)}}$ You must use 0.95 V V_{CCL\ HPS} for CSEL values of 0x7 – 0xE.

⁽⁸⁶⁾ The hmc_free_clk is 1/2 of the SDRAM interface clock. For the external memory interface clock specifications, refer to the External Memory Interface Spec Estimator.



Table 59. HPS PLL Input Requirements for Intel Arria 10 Devices

Description	Min	Тур	Мах	Unit
Clock input range	10	—	50	MHz
Clock input jitter tolerance	—	—	2	%
Clock input duty cycle	45	50	55	%

Related Information

Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines Provides more information about the HPS_CLK1 pin.

HPS PLL Performance

Table 60. HPS PLL Performance for Intel Arria 10 Devices

Description	V _{CCL_HPS}	-1 Speed Grade		-2 Speed Grade		-3 Speed Grade		Unit
		Min	Max	Min	Max	Min	Max	
HPS PLL VCO output	0.95 V	320	3,000	320	2,400	320	2,000	MHz
	0.90 V	320	2,400	320	2,000	320	1,600	MHz
h2f_user0_clk	—	_	400	—	400	—	400	MHz
h2f_user1_clk	—	—	400	—	400	_	400	MHz

HPS PLL Output Specifications

Table 61. HPS PLL Output Specifications for Intel Arria 10 Devices

Description	Min	Мах	Мах	Unit
Clock jitter tolerance	-2.5	—	2.5	%
Clock duty cycle	45	50	55	%
Clock rise time	350	—	1075	ps
Clock fall time	200	—	450	ps
HPS PLL lock time	—	—	3.6	ms

Intel[®] Arria[®] 10 Device Datasheet




Quad SPI Flash Timing Characteristics

Table 62. Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Max	Unit
T _{qspi_ref_clk}	QSPI_REF_CLK clock period	2.5	_	_	ns
T _{clk}	QSPI_CLK clock period	9.25	-	-	ns
T _{dutycycle}	QSPI_CLK duty cycle	45	50	55	%
T _{dssfrst} (87)	QSPI_SS asserted to first QSPI_CLK edge	3.6	_	5.25	ns
T _{dsslst} (87)	Last QSPI_CLK edge to QSPI_SS deasserted	-1	_	1	ns
T _{do}	QSPI_DATA output delay	0	_	2.6	ns
T _{su}	Input setup with respect to QSPI_CLK capture edge	$6.5 - (R_{delay} \times T_{qspi_ref_clk})$ (88)	_	_	ns
T _h	Input hold with respect to QSPI_CLK capture edge	$(R_{delay} + 1) \times T_{qspi_ref_clk}$ (88)	_	_	ns
T _{dssb2b} ⁽⁸⁷⁾	Minimum delay of slave select deassertion between two back- to-back transfer	1	_	_	QSPI_CLK

Note that the Intel Arria 10 HPS boot loader calibrates the input timing automatically.

Figure 6. Quad SPI Flash Serial Output Timing Diagram




⁽⁸⁷⁾ This delay is programmable in whole QSPI_REF_CLK increments using the delay register in the Quad SPI module.

⁽⁸⁸⁾ R_{delay} is programmable in whole QSPI_REF_CLK increments using the delay field in the rddatacap register in the Quad SPI module.



Figure 7. Quad SPI Flash Serial Input Timing Diagram



SPI Timing Characteristics

Table 63. SPI Master Timing Requirements for Intel Arria 10 Devices

You can adjust the input delay timing by programming the rx_sample_dly register.

Symbol	Description	Min	Тур	Max	Unit
T _{clk}	SPI_CLK clock period	16.67	_	_	ns
T _{dutycycle}	SPI_CLK duty cycle	45	50	55	%
T _{dssfrst} (89)	SPI_SS asserted to first SPI_CLK edge	1.5 × T _{SPI_CLK} – 2	-	—	ns
T _{dsslst} (89)	Last SPI_CLK edge to SPI_SS deasserted	T _{SPI_CLK} – 2	-	—	ns
T _{dio}	Master-out slave-in (MOSI) output delay	-1	_	1	ns
			·	•	continued

⁽⁸⁹⁾ SPI_SS behavior differs depending on Motorola SPI, TI SSP or Microwire operational mode.



A10-DATASHEET | 2020.06.26

Symbol	Description	Min	Тур	Мах	Unit
T _{su} (90)	Input setup in respect to SPI_CLK capture edge	$\begin{array}{c} 16 - \\ (rx_sample_dly \\ \times T_{spi_ref_clk}) \stackrel{(91)}{} \\ \qquad $	_	_	ns
T _h ⁽⁹⁰⁾	Input hold in respect to SPI_CLK capture edge	0	_	_	ns
T _{dssb2b}	Minimum delay of slave select deassertion between two back- to-back transfers (frames)	1	_	_	SPI_CLK

⁽⁹²⁾ SPI_REF_CLK is the internal reference clock of the SPI Slave, which is l4_main_clk.




⁽⁹⁰⁾ The capture edge differs depending on the operational mode. For Motorola SPI, the capture edge can be the rising or falling edge depending on the scpol register bit; for TI SSP, the capture edge is the falling edge; for Microwire, the capture edge is the rising edge.

⁽⁹¹⁾ A rx_sample_dly value of 0 is an invalid setting.




Figure 8. SPI Master Output Timing Diagram






Intel[®] Arria[®] 10 Device Datasheet

Figure 9. SPI Master Input Timing Diagram





*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register





Intel® Arria® 10 Device Datasheet A10-DATASHEET | 2020.06.26

Table 64. SPI Slave Timing Requirements for Intel Arria 10 Devices


Symbol	Description	Min	Тур	Мах	Unit
T _{clk}	SPI_CLK clock period	20	—	—	ns
T _{dutycycle}	SPI_CLK duty cycle	45	50	55	%
Ts	SPI slave input setup time	5	_	_	ns
T _h	SPI slave input hold time	8	_	-	ns
T _{suss}	SPI_SS asserted to first SCLK_IN edge	5	_	_	ns
T _{hss}	Last SCLK_IN edge to SPI_SS deasserted	5	_	_	ns
T _d	Master-in slave-out (MISO) output delay	$\begin{array}{c} 2 \times \mathrm{T_{spi_ref_clk}} + \\ 5.3^{(93)} \end{array}$	_	$3 \times T_{spi_ref_clk} + 11.8^{(93)}$	ns

⁽⁹³⁾ SPI_REF_CLK is the internal reference clock of the SPI Slave, which is 14_main_clk.

Intel[®] Arria[®] 10 Device Datasheet A10-DATASHEET | 2020.06.26

Figure 10. SPI Slave Output Timing Diagram






*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register





Figure 11. SPI Slave Input Timing Diagram



*Serial clock phase configuration bit, in the SPI controller's CTRLR0 register





SD/MMC Timing Characteristics

Table 65. Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices

These timings apply to SD, MMC, and embedded MMC cards operating at 1.8 V and 3.0 V.

Symbol	Description	Min	Тур	Мах	Unit
T _{sdmmc_cclk}	SDMMC_CCLK clock period (Identification mode)	-	2500	-	ns
	SDMMC_CCLK clock period (Standard SD mode)	-	40	-	ns
	SDMMC_CCLK clock period (High speed SD mode)	-	20	-	ns
T _{dutycycle}	SDMMC_CCLK duty cycle	45	50	55	%
T _{su}	SDMMC_CMD/SDMMC_D[7:0] input setup ⁽⁹⁴⁾	7-(l4_mp_clk× smplsel/2)	_	_	ns
T _h	SDMMC_CMD/SDMMC_D[7:0] input hold ⁽⁹⁴⁾	-2.5 + (14_mp_clk × smplsel/2)	_	_	ns
T _d	SDMMC_CMD/SDMMC_D[7:0] output delay (95)	-1 + (14_mp_clk × drvsel/2) ⁽⁹⁶⁾	_	4 + (14_mp_clk × drvsel/2) ⁽⁹⁶⁾	ns




⁽⁹⁴⁾ When smplsel is set to 2 (in the system manager) and the reference clock (l4_mp_clk) is 200 MHz for example, the setup time is 2 ns and the hold time is 2.5 ns. The Boot ROM uses a smplsel setting of 0 and U-Boot can adjust this setting later in the boot process.

⁽⁹⁵⁾ When drvsel is set to 3 (in the system manager) and the reference clock (l4_mp_clk) is 200 MHz for example, the output delay time is 6.5 to 11.5 ns. The Boot ROM uses a drvsel setting of 3 and the Intel Quartus Prime software can adjust this setting later in the boot process. drvsel set to 0 is not a valid setting.

⁽⁹⁶⁾ 14_mp_clk is the SD/MMC controller reference clock.



Figure 12. SD/MMC Timing Diagram



USB ULPI Timing Characteristics


Table 66. USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Мах	Unit
T _{clk}	USB_CLK clock period	_	16.667	_	ns
T _d (97)	Clock to USB_STP/USB_DATA[7:0] output delay	1.5	—	8	ns
T _{su}	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	_	-	ns
T _h	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1	_	_	ns

⁽⁹⁷⁾ For the maximum trace length, refer to the Intel Arria 10 SoC Device Design Guidelines.



Figure 13. USB ULPI Timing Diagram



Related Information

USB Interface Design Guidelines, Intel Arria 10 SoC Device Design Guidelines

Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 67. Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period	-	8	-	ns
T _{clk} (100Base-T)	TX_CLK clock period	-	40	-	ns
T _{clk} (10Base-T)	TX_CLK clock period	-	400	_	ns
T _{dutycycle}	TX_CLK duty cycle	45	50	55	%
T _d ⁽⁹⁸⁾	TX_CLK to TXD/TX_CTL output data delay	-0.5	_	0.5	ns

⁽⁹⁸⁾ Rise and fall times depend on the I/O standard, drive strength, and loading. Intel recommends simulating your configuration.



Figure 14. RGMII TX Timing Diagram





Table 68. RGMII RX Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	RX_CLK clock period	-	8	-	ns
T _{clk} (100Base-T)	RX_CLK clock period	-	40	-	ns
T _{clk} (10Base-T)	RX_CLK clock period	-	400	-	ns
T _{su}	RX_D/RX_CTL setup time	1	_	_	ns
T _h ⁽⁹⁹⁾	RX_D/RX_CTL hold time	1	-	-	ns

Figure 15. RGMII RX Timing Diagram



⁽⁹⁹⁾ For more information, refer to the Intel Arria 10 SoC Device Design Guidelines.



Table 69. Reduced Media Independent Interface (RMII) Clock Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (100Base-T)	TX_CLK clock period	—	20	—	ns
T _{clk} (10Base-T)	TX_CLK clock period	-	20	-	ns
T _{dutycycle}	Clock duty cycle, internal clock source	35	50	65	%
T _{dutycycle}	Clock duty cycle, external clock source	35	50	65	%

Table 70. RMII TX Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Max	Unit
T _d	TX_CLK to TXD/TX_CTL output data delay	7	_	10	ns

Table 71. RMII RX Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Max	Unit
T _{su}	RX_D/RX_CTL setup time	1	-	-	ns
T _h	RX_D/RX_CTL hold time	0.4	-	_	ns


Table 72. Management Data Input/Output (MDIO) Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Тур	Мах	Unit
T _{clk}	MDC clock period	—	400	_	ns
T _d	MDC to MDIO output data delay	10.2	—	20	ns
T _{su}	Setup time for MDIO data	10	_	_	ns
T _h	Hold time for MDIO data	0	_	_	ns





Figure 16. MDIO Timing Diagram



Related Information

I/O Pin Timing, Intel Arria 10 SoC Device Design Guidelines

I²C Timing Characteristics

Table 73. I²C Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T _{clk}	Serial clock (SCL) clock period	10	_	2.5	—	μs
t _{HIGH} (100)	SCL high period	4 (101)	_	0.6 (102)	_	μs
t _{LOW} ⁽¹⁰³⁾	SCL low period	4.7 (104)	_	1.3 (105)	_	μs
continued						continued

 $^{(100)}$ You can adjust $T_{clkhigh}$ using the <code>ic_ss_scl_hcnt</code> or <code>ic_fs_scl_hcnt</code> register.

⁽¹⁰¹⁾ The recommended minimum setting for ic_ss_scl_hcnt is 440.

- $^{(103)}$ You can adjust T_{clklow} using the <code>ic_ss_scl_lcnt</code> or <code>ic_fs_scl_lcnt</code> register.
- ⁽¹⁰⁴⁾ The recommended minimum setting for ic_ss_scl_lcnt is 500.

⁽¹⁰²⁾ The recommended minimum setting for ic_fs_scl_hcnt is 71.



A10-DATASHEET | 2020.06.26

Symbol	Description Standard Mode		rd Mode	Fast Mode		Unit
		Min	Мах	Min	Max	
t _{SU;DAT}	Setup time for serial data line (SDA) data to SCL	0.25	-	0.1	_	μs
t _{HD;DAT} (106)	Hold time for SCL to SDA data	0	3.15	0	0.6	μs
t _{VD;DAT} and t _{VD;ACK} ⁽¹⁰⁷⁾	SCL to SDA output data delay	-	3.45 (108)	-	0.9 (109)	μs
t _{SU;STA}	Setup time for a repeated start condition	4.7	-	0.6	_	μs
t _{HD;STA}	Hold time for a repeated start condition	4	-	0.6	_	μs
t _{SU;STO}	Setup time for a stop condition	4	-	0.6	_	μs
t _{BUF}	SDA high pulse duration between STOP and START	4.7	-	1.3	_	μs
t _r ⁽¹¹⁰⁾	SCL rise time	_	1000	20	300	ns
t _f ⁽¹¹⁰⁾	SCL fall time	-	300	20 × (V _{dd} / 5.5) (111)	300	ns
t _r (110)	SDA rise time	_	1000	20	300	ns
t _f (110)	SDA fall time	-	300	20 × (V _{dd} / 5.5) ⁽¹¹¹⁾	300	ns

⁽¹⁰⁵⁾ The recommended minimum setting for ic_fs_scl_lcnt is 141.

(106) T_{HD:DAT} is affected by the rise and fall time.


- $^{(107)}$ t_{VD;DAT} and t_{VD;ACK} is affected by the rise and fall time, in addition to the SDA hold time that is set by adjusting the ic_sda_hold register.
- $^{(108)}$ Use maximum SDA_HOLD = 240 to be within the specification.
- $^{(109)}$ Use maximum SDA_HOLD = 60 to be within the specification.
- ⁽¹¹⁰⁾ Rise and fall time parameters vary depending on the external factors such as: characteristics of IO driver, pull-out resistor value, and total capacitance on the transmission line.
- ⁽¹¹¹⁾ V_{dd} is the I²C bus voltage.






Intel[®] Arria[®] 10 Device Datasheet A10-DATASHEET | 2020.06.26

Figure 17. I²C Timing Diagram







NAND Timing Characteristics

Table 74. NAND ONFI 1.0 Timing Requirements for Intel Arria 10 Devices

Symbol	Description	Min	Мах	Unit
t _{WP} ⁽¹¹²⁾	Write enable pulse width	10	_	ns
t _{WH} ⁽¹¹²⁾	Write enable hold time	7	_	ns
t _{RP} ⁽¹¹²⁾	Read enable pulse width	10	_	ns
t _{REH} ⁽¹¹²⁾	Read enable hold time	7	_	ns
t _{CLS} ⁽¹¹²⁾	Command latch enable to write enable setup time	10	_	ns
t _{CLH} (112)	Command latch enable to write enable hold time	5	_	ns
t _{CS} ⁽¹¹²⁾	Chip enable to write enable setup time	15	_	ns
t _{CH} ⁽¹¹²⁾	Chip enable to write enable hold time	5	_	ns
t _{ALS} ⁽¹¹²⁾	Address latch enable to write enable setup time	10	_	ns
t _{ALH} (112)	Address latch enable to write enable hold time	5	_	ns
t _{DS} ⁽¹¹²⁾	Data to write enable setup time	7	_	ns
t _{DH} ⁽¹¹²⁾	Data to write enable hold time	5	_	ns
t _{CEA}	Chip enable to data access time	-	100	ns
t _{REA}	Read enable to data access time	-	40	ns
t _{RHZ}	Read enable to data high impedance	-	200	ns
t _{RR}	Ready to read enable low	20	_	ns
t _{WB} ⁽¹¹²⁾	Write enable high to R/B low	-	200	ns

⁽¹¹²⁾ This timing is software programmable.












Figure 19. NAND Address Latch Timing Diagram









Figure 20. NAND Data Output Cycle Timing Diagram












Figure 22. NAND Data Input Timing Diagram for Extended Data Output (EDO) Cycle






Intel[®] Arria[®] 10 Device Datasheet A10-DATASHEET | 2020.06.26

Figure 23. NAND Read Status Timing Diagram



Intel[®] Arria[®] 10 Device Datasheet A10-DATASHEET | 2020.06.26

Figure 24. NAND Read Status Enhanced Timing Diagram



Trace Timing Characteristics

Table 75. Trace Timing Requirements for Intel Arria 10 Devices


To increase the trace bandwidth, Intel recommends routing the trace interface to the FPGA in the HPS Platform Designer (Standard) component. The FPGA trace interface offers a 32-bit single data rate path that can be converted to double data rate to minimize FPGA I/O usage.

Depending on the trace module that you connect to the HPS trace interface, you may need to include board termination to achieve the maximum sampling speed possible. Refer to your trace module datasheet for termination recommendations.

Symbol	Description	Min	Тур	Max	Unit
T _{clk}	CLK clock period	10	—	—	ns
T _{dutycycle}	CLK maximum duty cycle	45	50	55	%
T _d	CLK to D0-D3 output data delay	-0.5	_	1	ns



Figure 25. Trace Timing Diagram



GPIO Interface

The general-purpose I/O (GPIO) interface has debounce circuitry included to remove signal glitches. The debounce clock frequency ranges from 125 Hz to 32 kHz. The minimum pulse width is one debounce clock cycle and the minimum detectable GPIO pulse width is 62.5 μ s (at 32 kHz). Any pulses shorter than two debounce clock cycles are filtered by the GPIO peripheral.

If the external signal is less than one clock cycle, the external signal is filtered. If the external signal is between one and two clock cycles, the external signal may or may not be filtered depending on the phase of the signal. If the external signal is more than two clock cycles, the external signal will not be filtered.

To ensure that the external signal is correctly debounced, set the debounce clock low enough so that by the time two debounce clock periods have passed, the signal has settled.

Configuration Specifications

This section provides configuration specifications and timing for Intel Arria 10 devices.

POR Specifications

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.



Table 76. Fast and Standard POR Delay Specification for Intel Arria 10 Devices

POR Delay	Minimum	Maximum	Unit
Fast	4	12 (113)	ms
Standard	100	300	ms

Related Information

MSEL Pin Settings

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

JTAG Configuration Timing

Table 77. JTAG Timing Parameters and Values for Intel Arria 10 Devices

Symbol	Description	Min	Мах	Unit
t _{JCP}	TCK clock period	30, 167 (114)	_	ns
t _{JCH}	TCK clock high time	14	_	ns
t _{JCL}	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	2	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t _{JPH}	JTAG port hold time	5	_	ns
t _{JPCO}	JTAG port clock to output	_	11	ns
t _{JPZX}	JTAG port high impedance to valid output	_	14	ns
t _{JPXZ}	JTAG port valid output to high impedance	_	14	ns

Related Information

Glossary on page 95

Provides the JTAG configuration timing waveforms in the JTAG Timing Specifications term.



⁽¹¹³⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

 $^{^{(114)}}$ The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.



FPP Configuration Timing

DCLK-to-DATA[] Ratio (r) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP ×16 where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

Table 78. DCLK-to-DATA[] Ratio for Intel Arria 10 Devices

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
FPP (8-bit wide)	Off	Off	1
	On	Off	1
	Off	On	2
FPP (16-bit wide)	Off	Off	1
	On	Off	2
	Off	On	4
FPP (32-bit wide)	Off	Off	1
	On	Off	4
	Off	On	8

You cannot turn on encryption and compression at the same time for Intel Arria 10 devices.

FPP Configuration Timing when DCLK-to-DATA[] = 1

Note: When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8, FPP ×16, and FPP ×32. For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Intel Arria 10 Devices table.



Table 79. FPP Timing Parameters When the DCLK-to-DATA[] Ratio is 1 for Intel Arria 10 Devices

Use these timing parameters when the decompression and design security features are disabled.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	-	1,440	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	-	960	ns
t _{CFG}	nCONFIG low pulse width	2	-	μs
t _{STATUS}	nSTATUS low pulse width	268	3,000 (115)	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	-	3,000 (116)	μs
t _{CF2CK} (117)	nCONFIG high to first rising edge on DCLK	3,010	-	μs
t _{ST2CK} ⁽¹¹⁷⁾	nSTATUS high to first rising edge of DCLK	10	-	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	-	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	-	ns
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	-	S
t _{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	-	S
t _{CLK}	DCLK period	1/f _{MAX}	-	S
f _{MAX}	DCLK frequency (FPP ×8/×16/×32)	_	100	MHz
				continued

⁽¹¹⁵⁾ This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

⁽¹¹⁶⁾ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽¹¹⁷⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.



Symbol	Parameter	Minimum	Maximum	Unit
t _{CD2UM}	CONF_DONE high to user mode (118)	175	830	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (600 × CLKUSR period)	_	_

Related Information

FPP Configuration Timing

Provides the FPP configuration timing waveforms.

FPP Configuration Timing when DCLK-to-DATA[] >1

Table 80. FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Intel Arria 10 Devices

Use these timing parameters when	you use the decompression	and design security features.
ose these tinning parameters when	you use the decomplession	and design security reatures.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	-	1,440	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	_	960	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	3,000 (119)	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	-	3,000 (119)	μs
t _{CF2CK} (120)	nCONFIG high to first rising edge on DCLK	3,010	_	μs
t _{ST2CK} (120)	nSTATUS high to first rising edge of DCLK	10	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
	•			continued

⁽¹¹⁸⁾ The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

- ⁽¹¹⁹⁾ You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- ⁽¹²⁰⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

(intel)

A10-DATASHEET | 2020.06.26

Symbol	Parameter	Minimum	Maximum	Unit
t _{DH}	DATA[] hold time after rising edge on DCLK	N-1/f _{DCLK} ⁽¹²¹⁾	_	S
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	—	S
t _{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	_	S
t _{CLK}	DCLK period	1/f _{MAX}	—	S
f _{MAX}	DCLK frequency (FPP ×8/×16/×32)	-	100	MHz
t _{CD2UM}	CONF_DONE high to user mode (122)	175	830	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (600 × CLKUSR period)	_	_

Related Information

FPP Configuration Timing Provides the FPP configuration timing waveforms.

AS Configuration Timing

Table 81.AS Timing Parameters for AS ×1 and AS ×4 Configurations in Intel Arria 10 Devices

The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

The t_{CF2CD}, t_{CF2ST0}, t_{CFG}, t_{STATUS}, and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Intel Arria 10 Devices table.

Symbol	Parameter	Minimum	Maximum	Unit	
t _{co}	DCLK falling edge to AS_DATA0/ASDO output	_	2	ns	
t _{su}	Data setup time before falling edge on DCLK	1	_	ns	
	continued				

⁽¹²¹⁾ N is the DCLK-to-DATA ratio and f_{DCLK} is the DCLK frequency the system is operating.

⁽¹²²⁾ The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.





Symbol	Parameter	Minimum	Maximum	Unit
t _{DH}	Data hold time after falling edge on DCLK	1.5	_	ns
t _{CD2UM}	CONF_DONE high to user mode	175	830	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (600 × CLKUSR period)	_	_

Related Information

- PS Configuration Timing on page 89
- AS Configuration Timing Provides the AS configuration timing waveform.

DCLK Frequency Specification in the AS Configuration Scheme

Table 82. DCLK Frequency Specification in the AS Configuration Scheme

This table lists the internal clock frequency specification for the AS configuration scheme.

The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

You can only set 12.5, 25, 50, and 100 MHz in the Intel Quartus Prime software.

Parameter	Minimum	Typical	Maximum	Intel Quartus Prime Software Settings	Unit
DCLK frequency in AS configuration	5.3	7.5	9.7	12.5	MHz
scheme	10.5	15.0	19.3	25.0	MHz
	21.0	30.0	38.5	50.0	MHz
	42.0	60.0	77.0	100.0	MHz



PS Configuration Timing

Table 83. PS Timing Parameters for Intel Arria 10 Devices

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	-	1,440	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low	-	960	ns
t _{CFG}	nCONFIG low pulse width	2	-	μs
t _{STATUS}	nSTATUS low pulse width	268	3,000 (123)	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	-	3,000 (124)	μs
t _{CF2CK} (125)	nCONFIG high to first rising edge on DCLK	3,010	-	μs
t _{ST2CK} (125)	nSTATUS high to first rising edge of DCLK	10	-	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	-	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	-	ns
t _{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	-	S
t _{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	-	S
t _{CLK}	DCLK period	1/f _{MAX}	-	S
f _{MAX}	DCLK frequency	_	125	MHz
				continued

⁽¹²³⁾ This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

⁽¹²⁴⁾ This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

⁽¹²⁵⁾ If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.



Symbol	Parameter	Minimum	Maximum	Unit
t _{CD2UM}	CONF_DONE high to user mode (126)	175	830	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (600 × CLKUSR period)	_	_

Related Information

PS Configuration Timing

Provides the PS configuration timing waveform.

Initialization

Table 84. Initialization Clock Source Option and the Maximum Frequency for Intel Arria 10 Devices

Initialization Clock Source	Configuration Scheme	Maximum Frequency (MHz)	Number of Clock Cycles for Initialization
Internal Oscillator	AS, PS, and FPP	12.5	600
CLKUSR (127)(128)	AS, PS, and FPP	100	

Configuration Files

There are two types of configuration bit stream formats for different configuration schemes:

- PS and FPP—Raw Binary File (.rbf)
- AS—Raw Programming Data File (.rpd)

⁽¹²⁶⁾ The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

 ⁽¹²⁷⁾ To enable CLKUSR as the initialization clock source, in the Intel Quartus Prime software, select Device and Pin Options > General
 > Device initialization clock source > CLKUSR pin.

⁽¹²⁸⁾ If you use the CLKUSR pin for AS and transceiver calibration simultaneously, the only allowed frequency is 100 MHz.



The .rpd file size follows the Intel configuration devices capacity. However, the actual configuration bit stream size for .rpd file is the same as .rbf file.

Table 85. Configuration Bit Stream Sizes for Intel Arria 10 Devices

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Intel Quartus Prime software. However, for a specific version of the Intel Quartus Prime software, any design targeted for the same device has the same uncompressed configuration file size.

I/O configuration shift register (IOCSR) is a long shift register that facilitates the device I/O peripheral settings. The IOCSR bit stream is part of the uncompressed configuration bit stream, and it is specifically for the Configuration via Protocol (CvP) feature.

Uncompressed configuration bit stream sizes are subject to change for improvements and o	ptimizations in the configuration algorithm.

Variant	Product Line	Uncompressed Configuration Bit Stream Size (bits)	IOCSR Bit Stream Size (bits)	Recommended EPCQ-L Serial Configuration Device
Intel Arria 10 GX GX 160		91,729,632	2,507,264	EPCQ-L256 or higher density
	GX 220	91,729,632	2,507,264	EPCQ-L256 or higher density
	GX 270	132,638,432	2,507,264	EPCQ-L256 or higher density
	GX 320	132,638,432	2,507,264	EPCQ-L256 or higher density
	GX 480	189,710,176	2,695,680	EPCQ-L256 or higher density
	GX 570	252,959,072	2,884,096	EPCQ-L256 or higher density
	GX 660	252,959,072	2,884,096	EPCQ-L256 or higher density
	GX 900	351,292,512	2,756,096	EPCQ-L512 or higher density
	GX 1150	351,292,512	2,756,096	EPCQ-L512 or higher density
Intel Arria 10 GT	GT 900	351,292,512	2,756,096	EPCQ-L512 or higher density
	GT 1150	351,292,512	2,756,096	EPCQ-L512 or higher density
Intel Arria 10 SX	SX 160	91,729,632	2,507,264	EPCQ-L256 or higher density
	SX 220	91,729,632	2,507,264	EPCQ-L256 or higher density
	SX 270	132,638,432	2,507,264	EPCQ-L256 or higher density
	SX 320	132,638,432	2,507,264	EPCQ-L256 or higher density
				continued



Variant	Product Line	Uncompressed Configuration Bit Stream Size (bits)	IOCSR Bit Stream Size (bits)	Recommended EPCQ-L Serial Configuration Device
	SX 480	189,710,176	2,695,680	EPCQ-L256 or higher density
	SX 570	252,959,072	2,884,096	EPCQ-L256 or higher density
	SX 660	252,959,072	2,884,096	EPCQ-L256 or higher density

Minimum Configuration Time Estimation

Table 86. Minimum Configuration Time Estimation for Intel Arria 10 Devices

The estimated values are based on the uncompressed configuration bit stream sizes in the Configuration Bit Stream Sizes for Intel Arria 10 Devices table

Variant	Product Line	Active Serial ⁽¹²⁹⁾		Fast Passive Parallel (130)			
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Intel Arria 10 GX	GX 160	4	100	204.81	32	100	25.60
	GX 220	4	100	204.81	32	100	25.60
	GX 270	4	100	306.48	32	100	38.31
	GX 320	4	100	306.48	32	100	38.31
	GX 480	4	100	443.35	32	100	55.42
	GX 570	4	100	632.08	32	100	79.01
	GX 660	4	100	632.08	32	100	79.01
	GX 900	4	100	883.20	32	100	110.40
	GX 1150	4	100	883.20	32	100	110.40
		·					continued

⁽¹²⁹⁾ The minimum configuration time is calculated based on DCLK frequency of 100 MHz. Only external CLKUSR may guarantee the frequency accuracy of 100 MHz. If you use internal oscillator of 100 MHz, you may not get the actual frequency of 100 MHz. For the DCLK frequency using internal oscillator, refer to the DCLK Frequency Specification in the AS Configuration Scheme table.

⁽¹³⁰⁾ Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.



A10-DATASHEET | 2020.06.26

Variant	Product Line	Active Serial ⁽¹²⁹⁾		Fast Passive Parallel (130)			
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Intel Arria 10 GT	GT 900	4	100	883.20	32	100	110.40
	GT 1150	4	100	883.20	32	100	110.40
Intel Arria 10 SX	SX 160	4	100	204.81	32	100	25.60
	SX 220	4	100	204.81	32	100	25.60
	SX 270	4	100	306.48	32	100	38.31
	SX 320	4	100	306.48	32	100	38.31
	SX 480	4	100	443.35	32	100	55.42
	SX 570	4	100	632.08	32	100	79.01
	SX 660	4	100	632.08	32	100	79.01

Related Information

- Configuration Files on page 90
- DCLK Frequency Specification in the AS Configuration Scheme on page 88 Provides the DCLK frequency using internal oscillator.

⁽¹³⁰⁾ Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.



⁽¹²⁹⁾ The minimum configuration time is calculated based on DCLK frequency of 100 MHz. Only external CLKUSR may guarantee the frequency accuracy of 100 MHz. If you use internal oscillator of 100 MHz, you may not get the actual frequency of 100 MHz. For the DCLK frequency using internal oscillator, refer to the DCLK Frequency Specification in the AS Configuration Scheme table.



Remote System Upgrades

Table 87. Remote System Upgrade Circuitry Timing Specifications for Intel Arria 10 Devices

Parameter	Minimum	Maximum	Unit
f _{MAX_RU_CLK} ⁽¹³¹⁾	-	40	MHz
t _{RU_nCONFIG} ⁽¹³²⁾	250	_	ns
t _{RU_nRSTIMER} ⁽¹³³⁾	250	_	ns

Related Information

- Remote System Upgrade State Machine Provides more information about configuration reset (RU_CONFIG) signal.
- User Watchdog Timer Provides more information about reset_timer (RU_nRSTIMER) signal.

User Watchdog Internal Circuitry Timing Specifications


Table 88. User Watchdog Internal Oscillator Frequency Specifications for Intel Arria 10 Devices

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

I/O Timing

I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer or using the automated script.

⁽¹³³⁾ This is equivalent to strobing the reset_timer input of the Remote Update Intel FPGA IP core high for the minimum timing specification.



⁽¹³¹⁾ This clock is user-supplied to the remote system upgrade circuitry. If you are using the Remote Update Intel FPGA IP core, the clock user-supplied to the Remote Update Intel FPGA IP core must meet this specification.

⁽¹³²⁾ This is equivalent to strobing the reconfiguration input of the Remote Update Intel FPGA IP core high for the minimum timing specification.



The Intel Quartus Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

Related Information

AN 775: I/O Timing Information Generation Guidelines

Provides the techniques to generate I/O timing information using the Intel Quartus Prime software.

Programmable IOE Delay

Table 89. IOE Programmable Delay for Intel Arria 10 Devices

For the exact values for each setting, use the latest version of the Intel Quartus Prime software. The values in the table show the delay of programmable IOE delay chain with maximum offset settings after excluding the intrinsic delay (delay at minimum offset settings).

Programmable IOE delay settings are only applicable for I/O buffers and do not apply for any other delay elements in the PHYLite for Parallel Interfaces Intel Arria 10 FPGA IP core.

Parameter ⁽¹³⁴⁾	Maximum	Minimum Offset ⁽¹³⁵⁾			Slow Model			Unit
	Offset Offset ⁽¹³⁵⁾		Extended	Industrial	-E1S, -E1H, - I1S, -I1H	-E2L, -E2S, -I2L, -I2S	-E3L, -E3S, -I3L, -I3S	
Input Delay Chain Setting (IO_IN_DLY_CHN)	63	0	2.012	2.003	4.541	5.241	6.035	ns
Output Delay Chain Setting (IO_OUT_DLY_CHN)	15	0	0.478	0.475	1.088	1.263	1.462	ns

Glossary

Table 90.Glossary

Term	Definition
Differential I/O Standards	Receiver Input Waveforms
	continued


⁽¹³⁴⁾ You can set this value in the Intel Quartus Prime software by selecting **Input Delay Chain Setting** or **Output Delay Chain Setting** in the **Assignment Name** column.

⁽¹³⁵⁾ Minimum offset does not include the intrinsic delay.






Intel[®] Arria[®] 10 Device Datasheet A10-DATASHEET | 2020.06.26









Intel[®] Arria[®] 10 Device Datasheet A10-DATASHEET | 2020.06.26

Term	Definition				
	V cc/0				
	V _{0H} / V _{IH(AC)}				
	V _{IH(DC)}				
	V _{REF} V _{IL(DC)}				
	VIL(AC)				
	<u>V₀₁</u>				
	V _{ss}				
t _C	High-speed receiver/transmitter input and output clock period.				
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).				
t _{DUTY}	High-speed I/O block—Duty cycle on high-speed transmitter output clock.				
t _{FALL}	Signal high-to-low transition time (80–20%)				
t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input				
t _{outpj_io}	Period jitter on the GPIO driven by a PLL				
t _{outpj_dc}	Period jitter on the dedicated clock output driven by a PLL				
t _{RISE}	Signal low-to-high transition time (20–80%)				
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w$).				
V _{CM(DC)}	DC Common mode input voltage.				
V _{ICM}	Input Common mode voltage—The common mode of the differential signal at the receiver.				
V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.				
V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.				
V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.				
V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.				
	continued.				



Term	Definition		
V _{IH(AC)}	High-level AC input voltage		
V _{IH(DC)}	High-level DC input voltage		
V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.		
V _{IL(AC)}	Low-level AC input voltage		
V _{IL(DC)}	Low-level DC input voltage		
V _{OCM}	Output Common mode voltage—The common mode of the differential signal at the transmitter.		
V _{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission line at the transmitter.		
V _{SWING}	Differential input voltage		
V _{IX}	Crossing point of differential signal V _{CCI0} Crossing Point of Differential Signal V _{IX} Ground		
V _{OX}	Output differential cross point voltage		
W	High-speed I/O block—Clock Boost Factor		



Document Revision History for the Intel Arria 10 Device Datasheet

Document Version	Changes				
2020.06.26	Removed the note on HPS_PORSEL from t _{RAMP} in the <i>Recommended Operating Conditions for Intel Arria 10 Devices</i> table. HPS_PORSEL pin is not available for Intel Arria 10 devices.				
2020.03.20	Corrected T _h from 10 ns to 0 ns in the Management Data Input/Output (MDIO) Timing Requirements for Intel Arria 10 Devices table.				
2019.06.24	 Updated the definitions for the power options. Updated the note to the speed grades in the <i>High-Speed I/O Specifications for Intel Arria 10 Devices</i> table. Updated the definition and added a waveform for V_{IX} in the <i>Glossary</i>. 				
2018.11.29	Removed t_R and t_F specifications in the FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Intel Arria 10 Devices table.				
2018.09.24	Removed specifications for automotive-grade devices (-A3 speed grade).				
2018.06.15	 Added Intel Arria 10 Devices Overshoot Duration figure and description. Removed Equation for OCT Variation Without Recalibration. Updated the descriptions for T_{dssfrst}, T_{dsslst}, T_{su}, and T_h in the Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Intel Arria 10 Devices table. Updated the column header from "Minimum Number of Clock Cycles" to "Number of Clock Cycles for Initialization" in the Initialization Clock Source Option and the Maximum Frequency for Intel Arria 10 Devices table. 				
2018.04.06	 Added notes to I_{OUT} specification in the <i>Absolute Maximum Ratings for Intel Arria 10 Devices</i> table. Updated the maximum frequency for DDR3L SDRAM in the <i>Memory Standards Supported by the HPS Hard Memory Controller for Intel Arria 10 Devices</i> table. 				

Date	Version	Changes
January 2018	2018.01.09	 Added -E1H and -I1H speed grades. Removed -E2V and -I2V speed grades. Added a note to the -A3 speed grade to state that the specifications for automotive-grade devices are preliminary, pending characterization. Updated the <i>Recommended Operating Conditions for Intel Arria 10 Devices</i> table. Added a note to V_I Removed the note to T_J for Industrial and Automotive devices. Note removed: -40°C is only applicable to Start of Test, when the device is powered-on. The device does not stay at the minimum junction temperature for a long time. Updated the note to RSDS (HIO) and Mini-LVDS (HIO) in the <i>Differential I/O Standards Specifications for Intel Arria 10 Devices</i> table.
	1	continued



Date	Version	Changes
		Added KDB link on PLL jitter compensation in the following tables:
		 Fractional PLL Specifications for Intel Arria 10 Devices
		— I/O PLL Specifications for Intel Arria 10 Devices
		• Corrected the clock name from "osc1 clock" to osc1_clk and added a note in the HPS Reset Input Requirements for Inte Arria 10 Devices table.
		• Added description about the HPS_CLK1 pin in the HPS PLL Input Requirements section.
		Updated the note for T _{su} and T _h in the Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table.
		• Updated the note to CLKUSR in the Initialization Clock Source Option and the Maximum Frequency for Intel Arria 10 Devices table.
		Updated the <i>I/O Timing</i> section on the I/O timing information generation guidelines.
		• Updated the description and maximum offset values in the IOE Programmable Delay for Intel Arria 10 Devices table.
June 2017	2017.06.16	Added specifications for automotive-grade devices.
		Removed –E1L and –I1L speed grades.
		• Clarified the voltage requirement footnote for PCIe Gen3 support in the "Transceiver Power Supply Operating Conditions for Intel Arria 10 GX/SX Devices" table.
		 Added notes for T₁ for Industrial and Automotive devices in Recommended Operating Conditions for Intel Arria 10 Devices table.
		Updated the description for V _{CCH GXB} in the following tables:
		 Absolute Maximum Ratings for Intel Arria 10 Devices
		 Transceiver Power Supply Operating Conditions for Intel Arria 10 GX/SX Devices
		 Transceiver Power Supply Operating Conditions for Intel Arria 10 GT Devices
		• Added full pin names in the "Transceiver Power Supply Operating Conditions for Intel Arria 10 GX/SX Devices" table.
		• Clarified that the channel span for the x1 and x6 clock networks is six channels in a single bank in the "Transceiver Clock Network Maximum Data Rate Specifications" table.
		Updated f _{VCO} specifications in Fractional PLL Specifications for Intel Arria 10 Devices table.
		Updated the following tables to keep only the maximum frequencies:
		 Memory Standards Supported by the Hard Memory Controller for Intel Arria 10 Devices
		 Memory Standards Supported by the Soft Memory Controller for Intel Arria 10 Devices
		 Memory Standards Supported by the HPS Hard Memory Controller for Intel Arria 10 Devices
		Updated the description for Memory Output Clock Jitter Specifications for Intel Arria 10 Devices table.
		continued





Date	Version	Changes
		Updated the unit for "Cold reset deassertion to BSEL sampling, using osc1 clock" in HPS Reset Input Requirements for Intel Arria 10 Devices table.
		Updated the name of the internal reference clock to SPI_REF_CLK in the footnote in the following tables:
		 — SPI Master Timing Requirements for Intel Arria 10 Devices
		 SPI Slave Timing Requirements for Intel Arria 10 Devices
		• Updated maximum values for t _{CF2CD} from 600 ns to 1,440 ns and t _{CF2ST0} from 600 ns to 960 ns in the following tables:
		 — FPP Timing Parameters When the DCLK-to-DATA[] Ratio is 1 for Intel Arria 10 Devices
		 – FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Intel Arria 10 Devices
		 PS Timing Parameters for Intel Arria 10 Devices
May 2017	2017.05.08	Updated V _{CCBAT} specifications in Recommended Operating Conditions for Intel Arria 10 Devices table.
		Changed the maximum skew specification for the xN clock line in the "Transmitter Channel-to-channel Skew Specifications" table.
		Changed the PCIe Gen3 HIP-Fabric interface spec for E3S and I3S devices in the "High-Speed Serial Transceiver-Fabric Interface Performance for Intel Arria 10 GX/SX Devices" table.
		Changed the conditions for V _{ICM} in the "Receiver Specifications" table.
		Removed the DC Coupling specifications footnote from the "Receiver Specifications" table.
		Changed the conditions for the differential on-chip termination resistors parameter in the "Transmitter Specifications" table.
		• Updated the footnote for V _{ICM} (AC and DC coupled) parameter in the "Receiver Specifications" table.
		 Added footnotes to the minimum specifications for the fPLL input reference clock frequency in the "Reference Clock Specifications" table depending on the selected mode.
		Changed the Core Speed Grade options in the "High-Speed Serial Transceiver-Fabric Interface Performance for Intel Arria 10 GX/SX Devices" table.
		Added information on power supply using early I/O release configuration flow in HPS Specifications section.
		Added description in the Configuration Bit Stream Sizes for Intel Arria 10 Devices table.
March 2017	2017.03.15	Changed the minimum value for the fPLL input reference clock frequency in the "Reference Clock Specifications" table.
		Added a footnote to the Supported I/O Standards parameter in the "Receiver Specifications" table.
		 Added a footnote to V_{CCR_GXB[L, R]} and V_{CCT_GXB[L, R]} in the "Transceiver Power Supply Operating Conditions for Arria 10 GX/SX Devices" table.
		Added f _{CASC_INPED} specification in the following tables:
		 Fractional PLL Specifications for Intel Arria 10 Devices
		 I/O PLL Specifications for Intel Arria 10 Devices
		Updated links to the External Memory Interface Spec Estimator in the following sections:
		 Memory Standards Supported by the Hard Memory Controller
		 Memory Standards Supported by the Soft Memory Controller
		 Memory Standards Supported by the HPS Hard Memory Controller
	1	continued



Date	Version	Changes
		 Updated Maximum HPS Clock Frequencies Across Device Speed Grades for Intel Arria 10 Devices table. — Removed temperature ranges. — Updated mpu_base_clk specification from 1,000 MHz to 1,200 MHz in -1 speed grade for V_{CCL_HPS} = 0.9 V (typical).
		• Updated HPS PLL VCO output maximum specification from 2,000 MHz to 2,400 MHz in -1 speed grade for V _{CCL_HPS} = 0.9 V in HPS PLL Performance for Intel Arria 10 Devices table.
		Updated links to the Intel Arria 10 SoC Device Design Guidelines in the following sections:
		- USB ULPI Timing Characteristics
		Ethernet Media Access Controller (EMAC) Timing Characteristics
		Updated uncompressed configuration bit stream size (bits) in Configuration Bit Stream Sizes for Intel Arria 10 Devices table.
		Added descriptions for Programmable IOE Delay.
		Removed PowerPlay text from tool name.
		Rebranded as Intel.
October 2016	2016.10.31	• Added reference to the Intel Arria 10 SoC Device Design Guidelines for the USB 2.0 Transceiver Macrocell Interface Plus (UTMI+) Low Pin Interface (ULPI) Timing Requirements for Intel Arria 10 Devices table.
		• Added reference to the Intel Arria 10 SoC Device Design Guidelines for the RGMII RX Timing Requirements for Intel Arria 10 Devices table.
		Updated the f _{VCO} values in the Fractional PLL Specifications for Intel Arria 10 Devices table.
		Updated the t _{OUTPJ_DC} and t _{OUTCCJ_DC} values in the I/O PLL Specifications for Intel Arria 10 Devices table.
		• Updated the description to the DPA Lock Time Specifications for Intel Arria 10 Devices table as the specifications are applicable to both extended and industrial grades.
		• Updated the description to the Maximum HPS Clock Frequencies Across Device Speed Grades for Intel Arria 10 Devices table as the specifications are applicable to both extended and industrial temperatures.
		Removed Preliminary tag for the Trace Timing Requirements for Intel Arria 10 Devices table.
		Changed the condition for the slew rate setting in the "Transmitter Specifications" table.
June 2016	2016.06.24	 Updated V_{CCL_HPS} specifications in HPS Power Supply Operating Conditions for Intel Arria 10 SX Devices table. Restructured the following tables:
		 OCT Calibration Accuracy Specifications for Intel Arria 10 Devices
		 OCT Without Calibration Resistance Tolerance Specifications for Intel Arria 10 Devices
		Removed PCML information in Differential I/O Standards Specifications for Intel Arria 10 Devices table.
		Changed values in the "Transmitter and Receiver Data Rate Performance" table.
		• Updated specifications for memory standards supported by the hard memory controller, soft memory controller, and HPS hard memory controller.
		• Updated DLL operating frequency range in DLL Frequency Range Specifications for Intel Arria 10 Devices table.
		Updated Memory Output Clock Jitter Specifications for Intel Arria 10 Devices table.
		Updated HPS Clock Performance specifications.
		continued







Date	Version	Changes
		Updated HPS PLL Performance for Intel Arria 10 Devices table.
		- Updated HPS PLL VCO output -3 speed grade maximum specification for 0.95 V V _{CCL HPS} .
		 Added HPS PLL VCO output specifications for 0.90 V V_{CCL HPS}.
		 Added h2f_user0_clk and h2f_user1_clk specifications.
		Added a new table for HPS PLL Output Specifications.
		• Updated Quad Serial Peripheral Interface (SPI) Flash Timing Requirements for Intel Arria 10 Devices table.
		- Updated QSPI_CLK clock name.
		 Updated T_{clk}, T_{dssfrst}, T_{dssfrst}, and T_{do} specifications.
		- Added T _{su} and T _h specifications.
		 Removed T_{din start} and T_{din end} specifications.
		• Updated T _{dssfrst} , T _{dsslst} , T _{dio} , and T _{su} specifications in SPI Master Timing Requirements for Intel Arria 10 Devices table.
		• Updated T _h and T _d specifications in SPI Slave Timing Requirements for Intel Arria 10 Devices table.
		Updated T _{su} , T _h , and T _d specifications in Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table.
		 Added a note to T_d in Reduced Gigabit Media Independent Interface (RGMII) TX Timing Requirements for Intel Arria 10 Devices table.
		Updated T _h specifications in RGMII RX Timing Requirements for Intel Arria 10 Devices table.
		• Updated T _d specifications in RMII TX Timing Requirements for Intel Arria 10 Devices table.
		Added notes in I ² C Timing Requirements for Intel Arria 10 Devices table.
		Updated Trace Timing Requirements for Intel Arria 10 Devices table.
		 Added description about increasing trace bandwidth.
		 Updated T_{clk} minimum specification from 5 ns to 10 ns.
		Updated the information on GPIO interface.
		Updated the following timing diagrams:
		— Quad SPI Flash Serial Output Timing Diagram
		— Quad SPI Flash Serial Input Timing Diagram
		— SPI Master Output Timing Diagram
		- SPI Master Input Timing Diagram
		- SPI Slave Output Timing Diagram
		— SPI Slave Input Timing Diagram
		— I ² C Timing Diagram
		— NAND Address Latch Timing Diagram
		 NAND Data Input Timing Diagram for Extended Data Output (EDO) Cycle
		 NAND Read Status Timing Diagram
		— Trace Timing Diagram
		Updated DCLK Frequency Specification in the AS Configuration Scheme table.
		Updated IOCSR bit stream sizes in Configuration Bit Stream Sizes for Intel Arria 10 Devices table.
	1	continued



Date	Version	Changes
		 Corrected product line naming in the following tables: Configuration Bit Stream Sizes for Intel Arria 10 Devices Minimum Configuration Time Estimation for Intel Arria 10 Devices Updated IOE Programmable Delay for Intel Arria 10 Devices table. Removed Preliminary tags for all tables, except Trace Timing Requirements for Intel Arria 10 Devices table.
May 2016	2016.05.02	 Updated Recommended Operating Conditions for Intel Arria 10 Devices table. Added specifications for 0.95 V typical value for V_{CC}, V_{CCP}, and V_{CCPAM}. Updated notes to V_{CC}, V_{CCP}, V_{CCERM}, and V_{CCP}. Updated notes to V_{CC}, V_{CCP}, V_{CCERM}, and V_{CCPA}. Updated specifications for SSTL-12 240-Ω R_S, SSTL-135 34-Ω R_S, and SSTL-135 40-Ω R_S in OCT Calibration Accuracy Specifications for Intel Arria 10 Devices table. Removed the condition V_{CCC} = 1.5 for 100-Ω R_D in OCT Without Calibration Resistance Tolerance Specifications for Intel Arria 10 Devices table. Added SSTL-135 Class I, II, SSTL-125 Class I, II, and SSTL-12 Class I, II I/O standards in the following tables: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Intel Arria 10 Devices Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Intel Arria 10 Devices Differential SSTL I/O Standards Specifications for Intel Arria 10 Devices Differential SSTL I/O Standards Specifications for Intel Arria 10 Devices Corrected V_{OD} specifications for Mini-LVDS (HIO) to 0.6 V in Differential I/O Standards Specifications for Intel Arria 10 GX/SX Devices" table. Changed the backplane data rates in the "Transceiver Power Supply Operating Conditions for Intel Arria 10 GX/SX Devices" table. Changed the backplane data rates in the "Transceiver Performance for Intel Arria 10 GX/SX Devices" section. Changed the minimum frequency in the "CMU PLL Performance" table. Changed the innimum frequency in the "CMU PLL Performance" table. Changed the innimum frequency in the "CMU PLL Performance" table. Changed the notes in the "Transmitter and Receiver Data Rate Performance for Intel Arria 10 GX/SX Devices" section. <
		continued



Date	Version	Changes
		 Updated f_{VCO}, f_{CLBW}, t_{PLL_PSERR}, and jitter specifications in Fractional PLL Specifications for Intel Arria 10 Devices table. Updated t_{OUTDUTY} and jitter specifications in I/O PLL Specifications for Intel Arria 10 Devices table. Updated the note to f_{IN} specifications for fPLL and IOPLL. Updated High-Speed I/O Specifications for Intel Arria 10 Devices table. Added true RSDS and true mini-LVDS output standards data rates. Updated Transmitter f_{HSDR} and Receiver f_{HSDRDPA} specifications. Updated LVDS I/O bank and 3 V I/O bank specifications, and added SmartVID specifications in Memory Standards Supported by the Hard Memory Controller for Intel Arria 10 Devices tables. Added new table: Memory Standards Supported by the HPS Hard Memory Controller for Intel Arria 10 Devices. Updated t_{CO} from 4 ns to 2 ns in AS Timing Parameters for AS ×1 and AS ×4 Configurations in Intel Arria 10 Devices table. Added IOCSR definition and updated column heading from "IOCSR .rbf Size (bits)" to "IOCSR Bit Stream Size (bits)" in Configuration Bit Stream Sizes for Intel Arria 10 Devices table. Removed M suffix and V_{CC} PowerManager feature.
February 2016	2016.02.11	 Changed the datarates in the "Transceiver Power Supply Operating Conditions for Intel Arria 10 GT Devices" table. Changed the available speed grades and datarates in the "Transceiver Performance for Intel Arria 10 GT Devices" table. Changed the available speed grades and datarates in the "ATX PLL Performance" table. Changed the available speed grades and datarates in the "Fractional PLL Performance" table. Changed the available speed grades in the "CMU PLL Performance" table. Changed the available speed grades and frequencies in the "High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GT Devices" table.
December 2015	2015.12.31	 Updated M20K block specifications for "True dual port, all supported widths" and "ROM, all supported widths" in the Memory Clock Performance Specifications (V_{CC} and V_{CCP} at 0.9 V Typical Value) table. Updated maximum resolution from 8 bit 6 bit and added minimum clock frequency of 0.1 MHz in Internal Voltage Sensor Specifications for Intel Arria 10 Devices table. Updated the sinusoidal jitter from 0.35 UI to 0.28 UI in LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications.
December 2015	2015.12.18	 Changed the minimum specifications in the "Transceiver Power Supply Operating Conditions for Arria 10 GT Devices" table. Changed conditions in the "Transmitter and Receiver Data Rate Performance" table.
November 2015	2015.11.02	 Added power option V which is supported with the SmartVID feature (lowest static power). Added note for SmartVID in Recommended Operating Conditions for Intel Arria 10 Devices table. Note: SmartVID is supported in devices with -2V and -3V speed grades only. Removed 20-Ω R_T in OCT Calibration Accuracy Specifications for Intel Arria 10 Devices table. Updated specifications in OCT Without Calibration Resistance Tolerance Specifications for Intel Arria 10 Devices table.



Date	Version	Changes
		 Updated the note for Value column in the Internal Weak Pull-Up Resistor Values for Intel Arria 10 Devices table. Added Internal Weak Pull-Down Resistor Values for Intel Arria 10 Devices table.
		Updated fractional PLL specifications:
		- Updated f _{IN} minimum from 50 MHz to 30 MHz and maximum from 1000 MHz to 800 MHz for all speed grades.
		— Updated f
		- Updated f_{VCO} minimum from 3.125 GHz to 3.5 GHz and maximum from 6.25 GHz to 7.05 GHz.
		 Updated t_{EINDUTY} minimum from 40% to 45% and maximum from 60% to 55%.
		 Removed the conditions for f_{OUT} and f_{CLBW}.
		- Updated the descriptions for $f_{DYCONFIGURY}$ trock, and takes to the description of
		 Added –E2V, –I2V, –E3V, and –I3V speed grades in DSP Block Performance Specifications for Intel Arria 10 Devices (V_{CC} and V_{CCP} at 0.9 V Typical Value) table.
		• Updated Memory Block Performance Specifications for Intel Arria 10 Devices table for V_{CC} and V_{CCP} at 0.9 V typical value. Added memory block performance specifications for V_{CC} and V_{CCP} at 0.95 V typical value.
		• Removed the "Minimum Resolution with no Missing Codes" column in Internal Temperature Sensing Diode Specifications for Intel Arria 10 Devices table.
		• Added a link in the Internal Temperature Sensing Diode Specifications section: Transfer Function for Internal TSD topic in the Power Management in Intel Arria 10 Devices chapter, Intel Arria 10 Core Fabric and General Purpose I/Os Handbook.
		• Added descriptions to External Temperature Sensing Diode Specifications for Intel Arria 10 Devices table.
		Updated Internal Voltage Sensor Specifications for Intel Arria 10 Devices table.
		 Updated maximum resolution from 12 bits to 8 bits. Removed minimum resolution value.
		- Updated maximum integral non-linearity (INL) from ±3 LSB to ±1 LSB.
		 Updated maximum clock frequency from 20 MHz to 11 MHz.
		 Added gain error and offset error specifications.
		 Removed signal to noise and distortion ratio (SNR) specifications.
		 Removed Bipolar input mode specifications.
		• Updated "slow clock" to "core clock" in DPA Lock Time Specifications with DPA PLL Calibration Enabled diagram.
		Updated the maximum values of the following conditions for Transmitter True Differential I/O Standards - f _{HSDR} (data rate parameter in High-Speed I/O Specifications for Intel Arria 10 Devices table.
		 SERDES factor J = 2, uses DDR registers
		 SERDES factor J = 1, uses DDR registers
		Added the following tables:
		 Memory Standards Supported by the Hard Memory Controller for Intel Arria 10 Devices
		 Memory Standards Supported by the Soft Memory Controller for Intel Arria 10 Devices
		Updated minimum T _{OCTCAL} value from 1000 cycles to 2000 cycles in OCT Calibration Block Specifications for Intel Arria 10 Devices table.
	1	continued





 Updated the hmc_free_clk specifications for the following speed grades in HPS Clock Performance for Intel Arria Devices table: -1 speed grade: Updated from 667 MHz to 533 MHz. -2 speed grade: Updated from 544 MHz to 533 MHz. Changed from T_{exic} to T_{exic} and addet the following specifications in the Quad Serial Peripheral Interface (SPI) FI Requirements for Intel Arria 10 Devices table. T_{dagn_dik} <l< th=""><th></th><th></th><th>Changes</th><th></th></l<>			Changes	
 2 speed grade: Updated from 544 MHz to 533 MHz. Changed from T_{solk} to T_{glk} and added the following specifications in the Quad Serial Peripheral Interface (SPI) FI. Requirements for Intel Arria 10 Devices table. - T_{ospL,clk} - T_{ospL,clk} - T_{oin_start} - T_{oin_end} - Updated SPI Master Timing Requirements for Intel Arria 10 Devices table. - Changed the symbol from T_{spL,clk} to T_{clk}. - Added note to T_{asisfart}, T_{diskis}, and T_h. - Updated the tote to T_{asi} - Updated the note to T_{spl,clk} to T_{clk}. - Quad SPI Flash Serial Output Timing Diagram - SPI Master Output Timing Diagram - SPI Slave Input Timing Diagram - SPI Slave Input Timing Diagram - SPI Slave Input Timing Diagram - SPI Master Input Timing Diagram - SPI Slave Input Timing Diagram - SPI Master Input Timing Diagram - Changed T_{clk} to T_{stolk} and TMC_Lik to TSDMC_CLK_OUT. - Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. - Updated T_d. - Changed the title and symbols in the following timing Diagram to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Input Typing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Typing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timin				a 10
 Changed from T_{actik} to T_{clik} and added the following specifications in the Quad Serial Peripheral Interface (SPI) FL Requirements for Intel Arria 10 Devices table. T_{din_start} T_{din_start} T_{din_end} Updated SPI Master Timing Requirements for Intel Arria 10 Devices table. Changed the symbol from T_{spL-clk} to T_{clk}. Added note to T_{asfrast}, T_{dissist}, and T_h. Updated note to T_{asfrast}, T_{dissist}, and T_h. Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram SPI Slave Output Timing Diagram SPI Slave Cutput Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_s. Updated the following timing diagram: Quad SPI Flash Serial Input Timing Diagram SPI Slave Cutput Timing Diagram SPI Slave Cutput Timing Diagram SPI Slave Cutput Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_s. Updated net to T_a. Changed Tore N_NAND Data Input Cycle Timing Diagram' to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram' to "NAND Data Input Cycle Timing Diagram'' to "NAND Data Input Typing Diagram''. Changed from "NAND Data Output (EDO) Cycle Timing Diagram'' to "NAND Data Input Timing Diagram'' to Typin. Changed from "NAND Data Output Cycle Timing Diagram'' to "NAND Data Input Typing Diagram''. Changed from "NAND Data Output Cycle Timing Diagram'' to "NAND Data Input Timing Diagram'' to Typin. 	-1 speed gra	1 s	-1 speed grade: Updated from 667 MHz to 533 MHz.	
 Changed from T_{selk} to T_{ckk} and added the following specifications in the Quad Serial Peripheral Interface (SPI) File Requirements for Intel Arria 10 Devices table. T_{spic_lck} T_{din_start} T_{din_end} Updated SPI Master Timing Requirements for Intel Arria 10 Devices table. Changed the symbol from T_{spi_clk} to T_{clk}. Added note to T_{disfratr} T_{distast}, and T_h. Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Slave Input Timing Diagram SPI Slave Output Timing Diagram SPI Slave Input Timing Diagram Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram Changed T_{clk} to T_{dik} to T_{dik} to tSn to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated the tot T_{di} Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram" to "NAND Data Input Typing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Typing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Typing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Typing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Typing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Typing Diagram". Changed from "NAND Data Outp	-2 speed gra	2 s	-2 speed grade: Updated from 544 MHz to 533 MHz.	
 T_{dim_start} T_{dim_end} Updated SPI Master Timing Requirements for Intel Arria 10 Devices table. Changed the symbol from T_{spl_clk} to T_{ck}. Added note to T_{district}, T_{dislstr}, and T_h. Updated the description for T_{su} and T_h. Updated the description for T_{su} and T_h. Updated the note to T_{ssftr}, T_{sslstr}, and T_h. Updated the following timing diagrams: Quad SPI flash Serial Output Timing Diagram SPI Slave Output Timing Diagram SPI Slave Output Timing Diagram SPI Slave Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram Updated Secre Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_dk, utf and TMMC_CLK to TSDMMC_CLK_OUT.} Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated T_{di} min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{Dir} to D_{Dir}. 				lash Timi
 Tdin_start Tdin_end Updated SPI Master Timing Requirements for Intel Arria 10 Devices table. Changed the symbol from TspLck to Tck. Added note to Tdisfrix, Tdislix, Tdislix, and Th. Updated the description for Tsu and Th. Updated the description for Tsu and Th. Updated the note to Tsifth, Tdislix, and Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed Tcik to Tsime, Educat and TMMC_CLK to TSDMMC_CLK_OUT. Updated Tg min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated Tg min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated Td Tdin the Dourd. Changed the title and symbols in	T _{aspi clk}	asp	T _{aspi clk}	
 T_{din.end} Updated SPI Master Timing Requirements for Intel Arria 10 Devices table. Changed the symbol from T_{spi_cit} to T_{cit}. Added note to T_{distrat}, T_{distist}, and T_h. Updated the too to T_{ssi}, and T_h. Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram SPI Master Output Timing Diagram SPI Master Input Timing Diagram Changed T_{cit} to T_smet, cit, out and TMMC_CLK to TSDMMC_CLK_OTT. Updated note to T_d. Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output (EDO) Cycle". Changed from "NAND Data Input Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 Updated SPI Master Timing Requirements for Intel Arria 10 Devices table. Changed the symbol from TspL and Th. Updated note to Tsu Updated the description for Tsu and Th. Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram SPI Slave Output Timing Diagram SPI Slave Output Timing Diagram SPI Slave Timing Addet the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Master Output Timing Diagram SPI Master Output Timing Diagram SPI Slave Output Timing Diagram Guad SPI Flash Serial Input Timing Diagram SPI Slave Output Timing Diagram SPI Slave Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram Changed T_{clk} to Tsdmmc_clk_out and TMMC_CLK to TSDMMC_CLK_OUT. Updated Ta min from S.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated not to Ta. Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Extended Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Extended Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 	—			
 Changed the symbol from T_{spL,Clk} to T_{clk}. Added note to T_{ssifty}, T_{dsslst}, and T_h. Updated the doscription for T_{su} and T_h. Updated the description for T_{su} and T_h. Updated the note to T_{ssfsu}, T_{ssfh}, T_{sslsu}, and T_{sslh} in the SPI Slave Timing Requirements for Intel Arria 10 Devices Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram SPI Slave Output Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Slave Output Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk} ut and TMMC_CLK to TSDMMC_CLK_OUT. Updated Tote to T_a. Changed the title and symbols in the following timing diagrams: Changed the title and symbols in the following timing diagrams Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Cha D_{DIN} to D_{DIN}. 				
 Added note to T_{dssfrst}, T_{dsslst}, and T_h. Updated note to T_{su}. Updated the description for T_{su} and T_h. Updated the note to T_{ssfsu}, T_{ssfsu}, and T_{sslsh} in the SPI Slave Timing Requirements for Intel Arria 10 Devices Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram SPI Slave Output Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Slave Output Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out and TMMC_CLK to TSDMMC_CLK_OUT.} Updated T_{clk} to T_{sdmmc_clk_out and TMMC_CLK to TSDMMC_CLK_OUT.} Updated note to T_d. Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{DII} to D_{OUT}. Changed from "NAND Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Cha D_{OUT} to D_{TN}. 				
 Updated note to T_{su}. Updated the description for T_{su} and T_h. Updated the note to T_{ssfsu}, T_{ssfsu}, and T_{ssih} in the SPI Slave Timing Requirements for Intel Arria 10 Devices Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram SPI Slave Output Timing Diagram SPI Slave Output Timing Diagram Quad SPI Flash Serial Input Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Master Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated nto to T_d. Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{DIV} to D_{DVT}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 	-			
 Updated the description for T_{su} and T_h. Updated the note to T_{ssfsu}, T_{ssih}, T_{ssib}, T_{ssib}, in the SPI Slave Timing Requirements for Intel Arria 10 Devices Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Master Input Timing Diagram SPI Master Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk, out and TMMC_CLK to TSDMMC_CLK_OUT.} Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 Updated the note to T_{ssfsu}, T_{ssfh}, T_{ssfb}, T_{ssf}	•	•		
 Updated the following timing diagrams: Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram SPI Slave Output Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Master Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{UT} to D_{DUT}. Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Cha D_{OUT} to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 	•	•		s table.
 Quad SPI Flash Serial Output Timing Diagram SPI Master Output Timing Diagram SPI Slave Output Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram Added the following timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 SPI Master Output Timing Diagram SPI Slave Output Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 SPI Slave Output Timing Diagram Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated no to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Extended Data Output (EDO) Cycle". Changed from D_{OUT} to D_{IN}. 	-	-		
 Added the following timing diagrams: Quad SPI Flash Serial Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 Quad SPI Flash Serial Input Timing Diagram SPI Master Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated note to T_d. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 SPI Master Input Timing Diagram SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{IN} to D_{OUT}. Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Cha D_{OUT} to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 SPI Slave Input Timing Diagram Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{IN} to D_{OUT}. Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Cha D_{OUT} to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 	-	-		
 Updated Secure Digital (SD)/MultiMediaCard (MMC) Timing Requirements for Intel Arria 10 Devices table. Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{IN} to D_{OUT}. Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Cha D_{OUT} to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 Changed T_{clk} to T_{sdmmc_clk_out} and TMMC_CLK to TSDMMC_CLK_OUT. Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{IN} to D_{OUT}. Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Cha D_{OUT} to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 Updated T_d min from 5.5 ns to 8.5 ns and max from 12.5 ns to 11.5 ns. Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Cha D_{IN} to D_{OUT}. Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Cha D_{OUT} to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 Updated note to T_d. Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output. Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 				
 Changed the title and symbols in the following timing diagrams: Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram" to "NAND Data Input Timing Diagram". 	· 4	•		
 Changed from "NAND Data Input Cycle Timing Diagram" to "NAND Data Output Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Changed from To D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". Changed from "Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram". 	•	•		
 D_{IN} to D_{OUT}. Changed from "NAND Data Output Cycle Timing Diagram" to "NAND Data Input Cycle Timing Diagram". Cha D_{OUT} to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing Diagram" to Extended Data Output (EDO) Cycle". Changed from D_{OUT} to D_{IN}. 	-	-		
 D_{OUT} to D_{IN}. Changed from "NAND Extended Data Output (EDO) Cycle Timing Diagram" to "NAND Data Input Timing	D_{IN} to $D_{\text{OUT}}.$	NIN	D _{IN} to D _{OUT} .	
Extended Data Output (EDO) Cycle". Changed from D_{OUT} to D_{IN} .	D_{OUT} to D_{IN} .	00 ⁻	D _{OUT} to D _{IN} .	2
Changed from "ARM Trace Timing Characteristics" to "Trace Timing Characteristics".	Extended Da	xte	Extended Data Output (EDO) Cycle". Changed from D _{OUT} to D _{IN} .	gram for
	anged from "	ıge	anged from "ARM Trace Timing Characteristics" to "Trace Timing Characteristics".	
Updated the description in the GPIO Interface topic.	dated the des	iter	dated the description in the GPIO Interface topic.	



Date	Version	Changes
		 Updated FPP Timing Parameters When the DCLK-to-DATA[] Ratio is 1 for Intel Arria 10 Devices table. Updated the maximum value for t_{STATUS} and t_{CF2ST1} from 1,506 µs to 3,000 µs.
		 Updated f_{MAX} for FPP ×8/×16 from 125 MHz to 100 MHz.
		- Updated the minimum value for t_{CF2CK} from 1,506 µs to 3,010 µs.
		- Updated the minimum value for t_{ST2CK} from 2 µs to 10 µs.
		— Updated the maximum value for t_{CD2UM} from 437 μ s to 830 μ s.
		• Updated FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Intel Arria 10 Devices table.
		— Updated the maximum value for t_{STATUS} and t_{CF2ST1} from 1,506 µs to 3,000 µs.
		 Updated f_{MAX} for FPP ×8/×16 from 125 MHz to 100 MHz.
		— Updated the minimum value for t_{CF2CK} from 1,506 µs to 3,010 µs.
		- Updated the minimum value for t_{STZCK} from 2 µs to 10 µs.
		— Updated the maximum value for t_{CDZUM} from 437 μ s to 830 μ s.
		 Updated maximum value for t_{CD2UM} from 437 μs to 830 μs in AS Timing Parameters for AS ×1 and AS ×4 Configurations in Intel Arria 10 Devices table.
		Updated PS Timing Parameters for Intel Arria 10 Devices table.
		— Updated the maximum value for t_{STATUS} and t_{CF2ST1} from 1,506 µs to 3,000 µs
		- Updated the minimum value for t_{CF2CK} from 1,506 µs to 3,010 µs.
		- Updated the minimum value for t_{ST2CK} from 2 µs to 10 µs.
		- Updated the maximum value for t _{CD2UM} from 437 µs to 830 µs.
		 Added description about .rbf and .rpd files in the Configuration Files section. Changed the table title from "Uncompressed Uncompressed .rbf Sizes Sizes for Intel Arria 10 Devices" to "Configuration Bit Stream Sizes for Intel Arria 10 Devices".
		Updated the note to Active Serial in Minimum Configuration Time Estimation for Intel Arria 10 Devices table. Note: The minimum configuration time is calculated based on DCLK frequency of 100 MHz. Only external CLKUSR may guarantee the frequency accuracy of 100 MHz. If you use internal oscillator of 100 MHz, you may not get the actual frequency of 100 MHz. For the DCLK frequency using internal oscillator, refer to the DCLK Frequency Specification in the AS Configuration Scheme table.
		Changed instances of <i>Quartus II</i> to <i>Quartus Prime</i> .
		Changed voltages and conditions in the "Transceiver Power Supply Operating Conditions for Arria 10 GX/SX Devices" table
		Changed maximum data rate conditions in the "Transmitter and Receiver Data Rate Performance" table.
		Changed conditions in the "Transmitter and Receiver Data Rate Performance" table in the Transceiver Performance for Arria 10 GT Devices section.
		Changed conditions in the "Reference Clock Specifications" table.
		Changed the clock networks in the "Transceiver Clock Network Maximum Data Rate Specifications" table.
		Changed conditions in the "Receiver Specifications" table.
		 Changed conditions in the "Transmitter Specifications" table.
		 Changed the minimum frequency in the "ATX PLL Performance," "Fractional PLL Performance," and "CMU PLL Performance tables in the Transceiver Performance for Intel Arria 10 GX/SX Devices section.
		continued



Date	Version	Changes
		Changed the minimum frequeny in the "ATX PLL Performance," "Fractional PLL Performance," and "CMU PLL Performance" tables in the <i>Transceiver Performance for Intel Arria 10 GT Devices</i> section.
		Added a parameter to the "Reference Clock Specifications" table.
		Added footnote to the "Transmitter Specifications" table.
June 2015	2015.06.12	• Changed the specifications for the backplane maximum data rate condition in the "Transmitter and Receiver Data Rate Performance" table for Intel Arria 10 GX/SX devices.
		Changed the specifications for transmitter REFCLK phase noise in the "Reference Clock Specifications" table.
		Added note in the following tables:
		 Absolute Maximum Ratings for Intel Arria 10 Devices: V_{CCPGM}
		 Maximum Allowed Overshoot During Transitions for Intel Arria 10 Devices: LVDS I/O
		$-$ Recommended Operating Conditions for Intel Arria 10 Devices: V $_{ m I}$
		Added HPS Specifications.
		Updated recommended EPCQ-L serial configuration devices in the Uncompressed .rbf Sizes table.
May 2015	2015.05.08	Made the following changes:
,		• Changed the specifications for the V _{ICM} (AC coupled) parameter in the "Reference Clock Specifications" table.
		Changed the maximum frequency in the "CMU PLL Performance" table in the <i>Transceiver Performance for GT Devices</i> section.
		• Added a footnote to the transceiver speed grade 5 column in the "Transmitter and Receiver Data Rate Performance" table.
May 2015	2015.05.04	Updated the Maximum Allowed Overshoot During Transitions for Intel Arria 10 Devices table.
		• Added a note to t _{ramp} in the Recommended Operating Conditions for Intel Arria 10 Devices table. Note: t _{ramp} is the ramp time of each individual power supply, not the ramp time of all combined power supplies.
		• Changed the minimum, typical, and maximum values for the transmitter and receiver power supply in the "Transceiver Power Supply Operating Conditions for Intel Arria 10 GT Devices" table.
		 Added –1 speed grade in the condition column for V_{CCL_HPS} at 0.95 V in HPS Power Supply Operating Conditions for Intel Arria 10 SX Devices table.
		Added –I1S, –I2S, and –E2S speed grades to the following tables:
		— Clock Tree Performance for Intel Arria 10 Devices
		— DSP Block Performance Specifications for Intel Arria 10 Devices
		 Memory Block Performance Specifications for Intel Arria 10 Devices
		— High-Speed I/O Specifications for Intel Arria 10 Devices
		 Memory Output Clock Jitter Specifications for Intel Arria 10 Devices
		• Updated f_{IN} minimum value from 27 MHz to 50 MHz for all speed grades in the Fractional PLL Specifications for Intel Arria 10 Devices table.
		 Changed the description for f_{INPFD} to "Input clock frequency to the PFD" in the I/O PLL Specifications for Intel Arria 10 Devices table.
		• Updated DSP Block Performance Specifications for Intel Arria 10 Devices table for V_{CC} and V_{CCP} at 0.9 V typical value. Added DSP specifications for V_{CC} and V_{CCP} at 0.95 V typical value.
		continued



Date	Version	Changes
		 Updated I_{bias} minimum value from 8 μA to 10 μA and maximum value from 200 μA to 100 μA in the External Temperature Sensing Diode Specifications for Intel Arria 10 Devices table.
		Added DPA (soft CDR mode) specifications in High-Speed I/O Specifications for Intel Arria 10 Devices table.
		 Added description in POR Specifications section: Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.
		 Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria 10 Devices chapter.
		 — FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1
		 — FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is >1
		 AS Configuration Timing Waveform
		- PS Configuration Timing Waveform
		• Removed the DCLK-to-DATA[] ratio when both encryption and compression are turned on. Added description to the table: You cannot turn on encryption and compression at the same time for Intel Arria 10 devices.
		• Updated the AS Timing Parameters for AS ×1 and AS ×4 Configurations in Intel Arria 10 Devices table as follows:
		- Changed the symbol for data hold time from $t_{\rm H}$ to $t_{\rm DH}$.
		- Updated the minimum value for t_{SU} from 0 ns to 1 ns.
		- Updated the minimum value for t _{DH} from 2.5 ns to 1.5 ns.
		 Added a note to the DCLK Frequency Specification in the AS Configuration Scheme table. Note: You can only set 12.5, 25 50, and 100 MHz in the Intel Quartus Prime software.
		 Added a note to the Initialization Clock Source Option and the Maximum Frequency for Intel Arria 10 Devices. Note: If you use the CLKUSR pin for AS and transceiver calibration simultaneously, the only allowed frequency is 100 MHz.
		• Changed Intel Arria 10 GS to Intel Arria 10 SX in Uncompressed .rbf Sizes and Minimum Configuration Time Estimation tables.
		Added IO_IN_DLY_CHN and IO_OUT_DLY_CHN in the IOE Programmable Delay table.
		• Changed the Min/Typ/Max description for the V _{ICM} (AC coupled) parameter in the "Reference Clock Specifications" table.
		Changed the Min/Typ/Max values in the "Transceiver Power Supply Operating Conditions for Arria 10 GX/SX Devices" table.
		• Changed the Min/Typ/Max values in the "Transceiver Power Supply Operating Conditions for Arria 10 GT Devices" table.
		• Added a footnote to the maximum data rate for GT channels in the "Transceiver Performance for GT Devices" section.
		Made the following changes to the "Transceiver Performance for Arria 10 GX/SX Devices" section.
		 Changed the maximum data rate condition for chip-to-chip and backplane in the "Transmitter and Receiver Data Rate Performance" table.
		 Added TX minimum data rate to the "Transmitter and Receiver Data Rate Performance" table.
		 Changed the minimum frequency in the "ATX PLL Performance" table.
		 Changed the minimum frequency in the "Fractional PLL Performance" table.
		 Changed the minimum and maximum frequency in the "CMU PLL Performance" table.
		continued



Date	Version	Changes
		 Made the following changes to the "Transceiver Performance for Arria 10 GT Devices" section. Added TX minimum data rate to the "Transmitter and Receiver Data Rate Performance" table. Changed the maximum data rate condition for chip-to-chip and backplane in the "Transmitter and Receiver Data Rate Performance" table. Changed the minimum frequency in the "ATX PLL Performance" table. Changed the minimum frequency in the "Fractional PLL Performance" table. Changed the minimum frequency in the "CMU PLL Performance" table. Changed the minimum frequency in the "CMU PLL Performance" table. Added voltage condition to the maximum peak-to-peak diff p-p after configuration and to the V_{ICM} specifications in the "Receiver Specifications" table. Changed the voltage conditions for V_{OCM} in the "Transmitter Specifications" table. Changed the V_{OD}/V_{CCT} Ratios in the "Typical Transmitter V_{OD} Settings" table. Added the "Transceiver Clock Network Maximum Data Rate Specifications" table.
January 2015	2015.01.23	 Added a note in the "Transceiver Power Supply Operating Conditions" section. Made the following changes to the "Reference Clock Specifications" table: Added the input reference clock frequency parameters for the CMU PLL, ATX PLL, and fPLL PLL. Changed the maximum specification for rise time and fall time. Added the V_{ICM} (AC and DC coupled) parameters. Changed the maximum value for Transmitter REFCLK Phase Noise (622 MHz) when ≥ 1 MHz. Changed the Min, Typ, and Max values for the reconfig_clk signal in the "Transceiver Clocks Specifications" table. Made the following changes to the "Receiver Specifications" table: Added the maximum peak-to-peak differential input voltage after device configuration specifications. Changed the minimum specification for the minimum differential eye opening at receiver serial input pins parameter. Added the Programmable DC Gain parameter. Added the VICM (AC and DC coupled) parameter. Added the VOCM (AC coupled) parameter. Added the VOCM (DC coupled) parameter. Added the rise and fall time minimum and maximum specifications. Added the "Typical Transmitter V_{OD} Settings" table. Added a note to V_{CC}, <i>Q</i>, and <i>V</i>_{CCERAM} typical values in Recommended Operating Conditions table. Note: You can operate -1 and -2 speed grade devices at 0.9 V or 0.95 V typical value. You can operate -3 speed grade device at only 0.9 V typical value. Core performance and higher power consumption. For more information about the performance an
	1	continued



Date	Version	Changes
		Updated the V _{CCIO} range for HSTL-18 I/O standard in Differential HSTL and HSUL I/O Standards for Arria 10 Devices tabl as follows:
		 Min: Updated from 1.425 V to 1.71 V
		 — Typ: Updated from 1.5 V to 1.8 V
		 Max: Updated from 1.575 V to 1.89 V
		Added a statement to Differential I/O Standards Specifications for Intel Arria 10 Devices table: Differential inputs are powered by V _{CCPT} which requires 1.8 V.
		Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.
		Updated fractional PLL specifications.
		- Updated f _{OUT C} to f _{OUT} and updated the maximum value to 644 MHz for all speed grades.
		 Updated f_{VCO} minimum value from 2.4 GHz to 3.125 GHz.
		 Removed f_{OUT_L}, k_{VALUE}, and f_{RES} parameters.
		Updated I/O PLL specifications.
		- Updated f_{OUT_C} to f_{OUT_C} and updated the maximum value to 644 MHz for all speed grades.
		 Updated f_{OUT_EXT} maximum value to 800 MHz (-1 speed grade), 720 MHz (-2 speed grade), and 650 MHz (-3 speed grade).
		 Removed f_{RES} parameter.
		Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.
		• Updated AS Timing Parameters for AS x1 and AS x4 Configurations in Intel Arria 10 Devices.
		 Updated t_{SU} minimum value from 1.5 ns to 0 ns.
		- Updated t _H minimum value from 0 ns to 2.5 ns.
		Updated CLKUSR initialization clock source maximum frequency from 125 MHz to 100 MHz for passive configuration schemes (PS and FPP).
		• Added uncompressed .rbf sizes and minimum configuration time estimation for Intel Arria 10 GX and GS devices.
		Updated uncompressed .rbf sizes for Intel Arria 10 GX 900 and 1150 devices, and Intel Arria 10 GT 900 and 1150 devices.
		 Updated configuration .rbf size from 335,106,890 bits to 351,292,512 bits.
		 Updated IOCSR .rbf size from 6,702,138 bits to 1,885,396 bits.
		 Updated minimum configuration time estimation for Intel Arria 10 GX 900 and 1150 devices, and Intel Arria 10 GT 900 and 1150 devices for the following configuration modes:
		 Active serial: Updated from 837.77 ms to 883.20 ms.
		 Fast Passive Parallel: Updated from 104.72 ms to 110.40 ms.
		continued





A10-DATASHEET | 2020.06.26



Date	Version	Changes
March 2014	2014.03.14	Updated Table 3, Table 5, Table 21, Table 23, Table 24, Table 32, and Table 41.
December 2013	2013.12.06	Updated Figure 1 and Figure 2.
December 2013	2013.12.02	Initial release.

