

# LTC2970/LTC2970-1

Dual I<sup>2</sup>C Power Supply Monitor and Margining Controller

- **n** Less Than  $\pm 0.5\%$  Total Unadjusted Error 14-Bit  $\Delta \Sigma$ **ADC with On-Chip Reference**
- <sup>n</sup> **Dual, 8-Bit IDACs with 1x Voltage Buffers**
- Linear, Voltage Servo Adjusts Supply Voltages by **Ramping IDAC Outputs Up/Down**
- $\blacksquare$  1<sup>2</sup>C Bus Interface (SMBus Compatible)
- Extensive, User Configurable Fault Monitoring
- On-Chip Temperature Sensor
- Available in 24-Pin 4mm  $\times$  5mm QFN Package

# Applications

- Dual Power Supply Voltage Servo
- Monitoring Supply Voltage and Current
- **Programmable Power Supplies**
- **Programmable Reference**

### Features Description

The [LTC®2970](http://www.linear.com/LTC2970) is a dual power supply monitor and margining controller with an SMBus compatible  $1<sup>2</sup>C$  bus interface. A low-drift, on-chip reference and 14-bit ΔΣ A/D converter allow precise measurements of supply voltages, load currents or internal die temperature. Fault management allows ALERT to be asserted for configurable overvoltage and undervoltage fault conditions. Two voltage buffered, 8-bit IDACs allow highly accurate programming of DC/DC converter output voltages. The IDACs can be configured to automatically servo the power supplies to the desired voltages using the ADC. The LTC2970-1 adds a tracking feature that can be used to turn multiple power supplies on or off in a controlled manner.

The bus address is set to 1 of 9 possible combinations by pin strapping the ASEL0 and ASEL1 pins. The LTC2970/ LTC2970-1 are packaged in a 24-pin, 4mm  $\times$  5mm QFN package.

 $I$ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

### Typical Application





1

# Absolute Maximum Ratings Pin Configuration

#### **(Notes 1 and 2)**





### ORDER INFORMATION <http://www.linear.com/product/LTC2970#orderinfo>



Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>12VIN</sub> = 12V, V<sub>DD</sub> and REF pins floating unless otherwise indicated, **CVDD = 100nF and CREF = 100nF.**





temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>12VIN</sub> = 12V, V<sub>DD</sub> and REF pins floating unless otherwise indicated, **CVDD = 100nF and CREF = 100nF.**



**STATE AREA** 



temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.







temperature range, otherwise specifications are at T<sub>A</sub> = 25°C.



**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

**Note 3:** TUE (%) is defined as:

% Gain Error + 
$$
\frac{(INL \cdot 500 \mu V / LSB + V_{OS})}{V_{IN}} \cdot 100
$$

**Note 4:** Integral nonlinearity (INL) is defined as the deviation of a code from a straight line passing through the actual endpoints (0V and 6V) of the transfer curve. The deviation is measured from the center of the quantization band.

**Note 5:** Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 255 (full-scale).

**Note 6:** Maximum capacitive load, CB, for SCL and SDA is 400pF. Data and clock rise time  $(t_r)$  and fall time  $(t_f)$  are:  $(20 + 0.1 \cdot C_B)(ns) < t_r < 300ns$ and  $(20 + 0.1 \cdot C_B)(ns) < t_f < 300ns$ .  $C_B$  = capacitance of one bus line in pF. SCL and SDA external pull-up voltage,  $V_{10}$ , is  $3V < V_{10} < 5.5V$ . **Note 7:** This specification is guaranteed by design.

### Timing Diagram





### Typical Performance Characteristics



29701fe

7



# Typical Performance Characteristics







**Voltage Buffered IDAC Load Regulation Sinking**



**Voltage Buffered IDAC Transient Response During Transition from On State to High-Z State**



**Voltage Buffered IDAC Transient Response to 1LSB DAC Code Change**



29701 G14

29701 G17

10mV PER DIVISION

IOmV PER DIVISION

**Temperature Sensor Error** 

**vs Temperature**

8 TYPICAL PARTS

 $-5.0$   $-50$ 

–2.5

0

ERROR (°C)

2.5

5.0

10mV PER DIVISION

OmV PER DIVISION

#### **Voltage Buffered IDAC Soft-Connect Transient Response**



5µs PER DIVISION

### **V<sub>DD</sub> Regulator Output Voltage**

29701 G15

**vs Temperature**



29701fe



TEMPERATURE (°C) –50 –25 0 25 50 75 100 125 150

8

10mV PER DIVISION

10mV PER DIVISION

### Typical Performance Characteristics



# Pin Functions

V<sub>IND</sub> AP (Pin 1): Positive CHO\_A ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH0\_A can be configured to servo IDAC0.

**V<sub>IND</sub>** AM (Pin 2): Negative CHO\_A ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH0\_A can be configured to servo IDAC0.

**V<sub>INO\_BP</sub> (Pin 3):** Positive CHO\_B ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH0\_B is a voltage monitor input only.

**V<sub>INO</sub>** BM (Pin 4): Negative CHO\_B ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CHO B is a voltage monitor input only.

**V<sub>IN1</sub>** AP (Pin 5): Positive CH1\_A ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH1\_A can be configured to servo IDAC1.

**VIN1\_AM (Pin 6):** Negative CH1\_A ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH1\_A can be configured to servo IDAC1.

**V<sub>IN1</sub>** BP (Pin 7): Positive CH1\_B ADC Multiplexer Input. The output of the differential, 7:1 multiplexer connects to the input of the ADC. CH1\_B is a voltage monitor input only.

**VIN1\_BM (Pin 8):** Negative CH1\_B ADC Multiplexer Input. The output of the differential,  $7:1$  multiplexer connects to the input of the ADC. CH1\_B is a voltage monitor input only.

V<sub>DD</sub> (Pin 9): V<sub>DD</sub> Power Supply, Voltage Monitor Input, and Internal 5V Regulator Output. The supply input range is 4.5V to 5.75V. The  $V_{DD}$  pin voltage can be connected to the ADC through an internal mux. Bypass the  $V_{DD}$  pin to device ground with a 100nF capacitor  $(C_{VDD})$ . If no 5V input voltage supply is available, float the  $V_{DD}$  pin and power the LTC2970 from the  $12V_{IN}$  pin.

**12V<sub>IN</sub>** (Pin 10): 12V Power Supply and Voltage Monitor Input. An internal regulator generates 5V from  $12V_{\text{IN}}$ . The input range for  $12V_{IN}$  is 8V to 15V. Bypass this pin with a 100nF capacitor. The regulator's output is connected to the V<sub>DD</sub> pin. The 12V<sub>IN</sub> pin voltage can also be monitored by the ADC through a 3:1 attenuator and the internal mux. If no 12V supply input is available, tie the 12V<sub>IN</sub> to the V<sub>DD</sub> pin and operate from 4.5V to 5.75V.

V<sub>OUT0</sub> (Pin 11): CHO Voltage Output. Buffered version of IDAC0 output voltage.





### Pin Functions

**V<sub>OUT1</sub>** (Pin 12): CH1 Voltage Output. Buffered version of IDAC1 output voltage.

**IOUT1 (Pin 13): IDAC1 Current Output. Connect a resistor** between this pin and the point-of-load ground for channel 1. The IDAC sources between 0 and 255µA.

**IOUTO** (Pin 14): IDACO Current Output. Connect a resistor between this pin and the point-of-load ground for channel 0. The IDAC sources between 0 and 255µA.

**GPIO\_1 (Pin 15):** General Purpose Input or Open Drain Digital Output. GPIO\_1 can be configured as the IDAC Fault or Faults output, a digital input, or an open-drain digital output.

**GPIO\_0 (Pin 16):** General Purpose Input or Open Drain Digital Output. GPIO\_0 can be configured as the voltage monitor power-good or power-good bar output, a digital input, or a programmable open-drain output. Power good is the NOR of all instantaneous OV and UV faults; it does not include IDAC faults.

**ALERT (Pin 17):** Open Drain Digital Output. Connect the SMBALERT signal to this pin. ALERT is asserted low when either IDAC0 or IDAC1 rails out (optional), or when one of the monitored voltages ventures outside its UV and OV thresholds (also optional).

**SCL (Pin 18):** Serial Bus Clock Input.

**SDA (Pin 19):** Serial Bus Data Input and Output.

**GPIO\_CFG (Pin 20):** GPIO Configuration Digital Input and Open Drain Output. Pulling GPIO\_CFG high will cause the GPIO\_0 and GPIO\_1 open-drain outputs to automatically assert low after a power-on reset. If GPIO\_CFG is pulled low, then GPIO 0 and GPIO 1 do not assert low after power-up.

**ASEL1 (Pin 21):** Slave Address Select Bit 1. Tie this pin to the  $V_{DD}$  pin, ground, or float in order to select the address location (see Table 2).

**ASEL0 (Pin 22):** Slave Address Select Bit 0. Tie this pin to the  $V_{DD}$  pin, ground, or float in order to select the address location (see Table 2).

**REF (Pin 23):** Internal Reference Output or ADC Reference Overdrive Input. The voltage at this pin determines the full-scale input voltage of the delta-sigma ADC ( $V_{\text{FUL}}$ ).  $SCALE = 6.65 • V<sub>REF</sub>$ , typically). An internal 3.5k resistor decouples the reference output from this pin. Bypass this pin to RGND with a 100nF capacitor  $(C_{RFF})$ .

**RGND (Pin 24):** Reference Ground. Connect to device ground.

**GND (Pin 25):** Device Ground. Must be soldered to ground.



### Block Diagram



# LTC2970/LTC2970-1

### Table of Contents **(For Operations Sections)**



### <span id="page-12-0"></span>**1. LTC2970 Operation Overview**

The LTC2970 is designed to control and monitor two power supplies. The LTC2970's superior accuracy allows it to precisely servo each supply's output voltage over a wide range of operating conditions; increasing accuracy, reducing power requirements and component costs. Margining may be performed with equal ease and precision. The monitoring functions allow for increased reliability by alerting a system host about incipient failures before they occur. The seven channel ADC may also be used to monitor current, temperature, and the 5V or optional 12V supply.

The LTC2970's unique architecture and control algorithm have been especially tailored for power supply management. The soft connect feature allows the LTC2970 to begin controlling a power supply without perturbing its initial value. The delta-sigma ADC architecture was specifically chosen to average out power-supply noise and allow the LTC2970 to ignore fast transients. Unlike discrete time DACs, the LTC2970's continuous time, voltage buffered IDAC is ideal for noise sensitive applications. The servo algorithm limits the IDAC step size to one LSB per iteration in order to minimize power supply transients. The point of load ground reference for the IDAC outputs minimize errors that would otherwise occur in a power system that experiences ground bounce. By selecting two resistor values, the user can choose the appropriate resolution while providing an important hardware range limit beyond which the supply may not be driven. The servo on fault option allows the LTC2970 to further reduce output voltage disturbances by only stepping the IDAC when the output voltage drifts outside of a user programmable window. The LTC2970 powers up in a high impedance state and will not interfere with default power supply operation. Similarly, powering down the LTC2970 will restore its high impedance state.

All communication with the LTC2970 is performed over an industry standard  $1^2C$  bus. The LTC2970  $1^2C$  interface also meets all SMBus setup times, hold times, and timeout requirements. The ALERT pin may be used to signal that one or more of the fourteen configurable fault limits have been reached. Each fault may be individually masked. The  $1<sup>2</sup>C$  interface supports word reads, word writes and the SMBus Alert Response Address protocol. Two general purpose IO pins may be used to provide additional fault information or user defined system control. Powering down the LTC2970 will not interfere with I<sup>2</sup>C operation.

The LTC2970-1 enables power supply tracking and sequencing with the addition of a few external components. A special global address and synchronization command allow multiple LTC2970-1's to track and sequence multiple pairs of power supplies.

The LTC2970 can perform the following operations:

- Accept all programming commands and report status over the I2C or SMBus bus.
- Command each voltage buffered IDAC to connect to the corresponding power supply's feedback node through an external resistor using the IDAC code that most closely approximates the feedback node's regulation voltage (Soft Connect).
- Command each voltage buffered IDAC output to connect to the corresponding power supply's feedback node through an external resistor with a user-selected IDAC code (Hard Connect).
- Change the code of a previously connected IDAC.
- Disconnect each voltage buffered IDAC output from the power supply's feedback node.
- *LTC2970-1 Only:* Track two power supplies up or down. Multiple LTC2970-1's can be configured to track simultaneously or in a sequence.



- <span id="page-13-0"></span>• Continuously servo one or both supplies to a programmed voltage.
- Perform a one-time servo of one or both supplies to a programmed voltage and hold the servo codes in the controlling IDAC.
- Perform a one time servo of one or both supplies to a programmed voltage and hold the code(s) in the controlling IDAC(s) until over/under voltage monitoring detects a fault, at which point a control bit may be used to allow the LTC2970 to servo back to the initial voltage target.
- Select any combination of seven possible ADC channels to be monitored by the ADC.
- Generate instantaneous faults based on user programmable overvoltage and undervoltage limits and fixed IDAC limits. The status of OR'd voltage limit faults and IDAC faults may be output over GPIO 0 and GPIO\_1, respectively.
- Enable instantaneous faults to set associated latched faults using the FAULT EN register. The status of OR'd latched faults may be signalled using ALERT.
- Configure the GPIO\_0 and GPIO\_1 pins to act as inputs or outputs.

#### **2. I 2C Serial Digital Interface**

The LTC2970 communicates with a host (master) using the 2-wire,  $1^2C$  serial bus interface. The Timing Diagram shows the timing relationship of the signals on the bus.

The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines.

The LTC2970 <sup>2</sup>C interface is SMBus compatible; it meets all SMBus setup times, hold times and timeout requirements.

TheLTC2970is a receive-only (slave) device. TheLTC2970 can signal the host through the SMBALERT protocol that it wants to talk by asserting ALERT low. The LTC2970 supports the three I<sup>2</sup>C protocols summarized in Table 1.

#### **Slave Address**

The LTC2970 can respond to one of nine 7-bit addresses. The two slave address select pins (ASEL1 and ASEL0) are programmed by the user and determine the slave address, as shown in Table 2.

The LTC2970 also supports the ARA address and a global address that allows multiple LTC2970s to be programmed with the same data simultaneously, as shown in Table 3.

#### **Table 1. Supported I2C Command Types**

**READ DATA WORD:**

S:ADR:W:A:CMD:A:Sr:ADR:R:A:DATA:A:DATA:NACK:P

#### **WRITE DATA WORD:**

S:ADR:W:A:CMD:A:DATA:A:DATA:A:P

#### **ALERT RESPONSE**

S:ARA:R:A:ADR:NACK:P:



<span id="page-14-0"></span>



#### **Table 3. Special LTC2970 Addresses**



L: VASEL*n* < VIL\_ASEL F: ASEL*n* Floating H: VASEL*n* > VIH\_ASEL

#### **3. Register Command Set**





### <span id="page-15-0"></span>**3. Register Command Set (Cont.)**



\*LTC2970-1 Only. LTC2970 will not acknowledge these commands.

### **4. Detailed I2C Command Register Descriptions**

#### **FAULT: Instantaneous Fault Register – Read**



#### **FAULT\_EN: Fault Enabling Register – Read/Write**





**4. Detailed I2C Command Register Descriptions (Cont.)**

#### **FAULT\_INDEX: Latched Fault Index Register – Read**



#### **FAULT\_LA: Latched Fault Register – Read**



#### **IO: Input/Output Data and General Purpose Control Register – Read/Write unless specified otherwise.**



17

**4. Detailed I2C Command Register Descriptions (Cont.)**

#### **ADC\_MON: ADC Monitoring Mux Control Register – Read/Write**



#### **SYNC: Tracking Synchronization Control Register – Read/Write LTC2970-1 Only**



#### **VDD\_ADC, V12\_ADC, CH0\_A\_ADC, CH0\_B\_ADC, CH1\_A\_ADC, CH1\_B\_ADC, and TEMP\_ADC: ADC Conversion Result Registers – Read Only Unless Specified Otherwise**



#### **VDD\_OV, V12\_OV, CH0\_A\_OV, CH0\_B\_OV, CH1\_A\_OV, CH1\_B\_ OV: Over Voltage Limit Registers – Read/Write**



#### **VDD\_UV, V12\_UV, CH0\_A\_UV, CH0\_B\_UV, CH1\_A\_UV, CH1\_B\_ UV: Under Voltage Limit Registers – Read/Write**





**4. Detailed I2C Command Register Descriptions (Cont.)**

#### **CH0\_A\_SERVO, CH1\_A\_SERVO: Voltage Servo Control Registers – Read/Write**



#### **CH0\_A\_IDAC, CH1\_A\_IDAC: IDAC Control/Data Registers – Read/Write**





#### **CH0\_A\_IDAC\_TRACK and CH1\_A\_IDAC\_TRACK: IDAC Tracking data and control registers – Read/Write LTC2970-1 Only**



#### **CH0\_A\_DELAY\_TRACK and CH1\_A\_DELAY\_TRACK: IDAC Tracking delay register – Read/Write LTC2970-1 Only**





#### <span id="page-19-0"></span>**5. Soft Connecting the LTC2970 to the Power Supply Feedback Node**

The soft connect feature allows the LTC2970 to connect to the power supply's feedback node with minimal disturbance to the supply's output voltage. This is accomplished by comparing the buffered voltage of  $I_{OIIIn}$  to the voltage at V<sub>OUTn</sub> and incrementing or decrementing Chn a idac<sup>[7:0]</sup> until the comparator output (COMP*n*) changes. The value of Ch*n*\_a\_idac[7:0] when the comparator transitions is the appropriate value for a soft connect. The voltage buffer output is only connected to  $V_{OUTn}$  if the IDAC reaches this soft connect value without generating an instantaneous IDAC fault (Fault\_ch*n*\_a\_idac).

#### *Soft-Connect Procedure:*

Determine the appropriate polarity for Ch*n*\_a\_idac\_pol. Select Ch*n* a idac pol = 1 if incrementing V<sub>OUTn</sub> causes differential voltage (VIN*n*\_AP – VIN*n*\_AM) to increase. When properly programmed, lowering the value in Ch*n*\_a\_ idac[7:0] will always cause the output of the controlled power supply to decrease.

Ensure that the channel's IDAC is not currently enabled for connection, i.e., the Ch*n*\_a\_idac\_en bit must be 0.

UpdateCH*n*\_A\_IDAC() withCh*n*\_a\_idac\_pol, Ch*n*\_a\_idac\_ con = 0, Ch*n*\_a\_idac\_en = 1, and Ch*n*\_a\_idac[7:0] = 0x80. The value programmed into Ch*n*\_a\_idac[7:0] is ignored and Ch*n*\_a\_idac[7:0] is initially set to 8'h80.

The LTC2970 will now ramp Ch*n*\_a\_idac[7:0] while monitoring the output of the soft connect comparator. If thesoftconnectcomparatortrips, theLTC2970willconnect the output of V<sub>BUFn</sub> to V<sub>OUT n</sub> and set Ch  $n_a$  idac\_con high. If the soft connect comparator does not trip before the IDAC value reaches 'h00 or 'hFF, then the soft connection will fail, an IDAC fault will be indicated (Fault\_ch*n*\_a\_idac), and Ch*n*\_a\_idac\_con will remain low.

### *Soft-Connect Rules:*

When both channels are requesting a soft connect, channel 0 has priority.

Soft connect requests will be ignored and the user will not be able to change Ch*n*\_a\_idac\_pol or Ch*n*\_a\_idac[7:0] if the LTC2970 is servicing a previously issued soft connect on that channel or the previously issued soft connect failed with an IDAC fault (Fault ch*n* a idac = 1). Recall that the Chn a idac en bit must initially have been set to 0.

*LTC2970-1 Only:* Soft connect requests will be ignored and the user will not be able to change Ch*n*\_a\_idac\_pol or Chn a idac<sup>[7:0]</sup> if GPIO CFG is high and either GPIO 0 or GPIO\_1 are high.

LTC2970-1 Only: Soft connect requests will be ignored and the user will not be able to change the Ch*n*\_a\_idac\_pol bit if there is a pending tracking operation.

#### **6. Hard Connecting the LTC2970 to the Power Supply Trim Pin**

The hard connect feature allows the LTC2970 to bypass the soft connect algorithm and connect directly to the power supply's feedback node using the value programmed into Chn a idac<sup>[7:0]</sup>. This feature is useful for systems that have calculated or measured an acceptable voltage at which to connect the IDAC's buffered voltage V<sub>BUFn</sub> to V<sub>OUTn</sub>.

### *Hard Connect Procedure:*

Determine the appropriate polarity for Ch<sub>n</sub> a idac pol. Select Ch*n* a idac pol = 1 if incrementing V<sub>OUT*n*</sub> causes (VIN*n*\_AP – VIN*n*\_AP) to increase. When properly programmed, lowering the value in the IDAC will always cause the output of the controlled power supply to decrease.

Determine the value for Ch*n*\_a\_idac[7:0]. The values 'h00 or 'hff are allowed, but they will trip the IDAC's fault bit (Fault ch*n* a idac = 1).

When the IDAC is already connected, the value Ch*n*\_a\_ idac<sup>[7:0]</sup> and Chn a idac pol will be programmed into the IDAC provided all other conditions are met. See "Programming a Previously Connected Current DAC" for details

Update CH*n*\_A\_IDAC() with Ch*n*\_a\_idac\_pol, Ch*n*\_a\_ idac\_con = 1, Ch*n*\_a\_idac\_en = 1, and Ch*n*\_a\_idac[7:0].

#### *Hard Connect Rules:*

Hard connect requests will be ignored and the user will not be able to change Ch*n*\_a\_idac\_pol, Ch*n*\_a\_idac\_con or Ch*n*\_a\_idac[7:0] if the LTC2970 is servicing a previously issued soft connect on that channel or the previously issued





<span id="page-20-0"></span>soft connect failed with an IDAC fault (Fault chn a idac = 1). Recall that a new hard connection requires the previous value of  $Chn$  a idac en = 0.

*LTC2970-1 Only:* Hard connect requests will be ignored and the user will not be able to change Ch*n*\_a\_idac\_pol, Chn a idac con or Chn a idac<sup>[7:0]</sup> if GPIO CFG is high and either GPIO\_0 or GPIO\_1 are high.

LTC2970-1 Only: Hard connect requests will be ignored and theuserwillnotbe able tochangeCh*n*\_a\_idac\_pol, Ch*n*\_a\_ idac\_con or Chn\_a\_idac<sup>[7:0]</sup> if there is a pending tracking operation.

### **7. Programming a Previously Connected IDAC**

The LTC2970 IDAC's may be programmed after they have been connected with a soft connect or a hard connect provided a servo operation is not enabled on the associated channel.

#### *Procedure:*

Determine the value for Ch*n*\_a\_idac[7:0]. The values 'h00 or 'hff are allowed, but will trip the IDAC's fault bit (Fault\_ch $n_a$ \_idac = 1).

Verify that the IDAC is already connected, and that Ch*n*\_a\_idac\_con is high.

Ensure that servo mode is not enabled for the channel being programmed. Ch*n*\_a\_servo\_en must be low. This requirement prevents the user from interfering with a previously requested servo operation.

Update the CH*n*\_A\_IDAC() register with Ch*n*\_a\_idac\_pol, Chn a idac con = 1, Chn a idac en = 1, and Chn a idac[7:0].

*Note:* Care should be taken to preserve the current value of the Ch*n*\_a\_idac\_pol bit, since the LTC2970 does not prevent the user from changing this value when writing to the IDAC control registers.

*Rules:*

Setting Ch*n*\_a\_idac\_con to zero will not disconnect the DAC unless Chn a idac en is also set low.

All Hard Connect rules apply.

#### **8. Disconnecting the LTC2970 from the Power Supply Trim Pin**

 $V_{OIIIn}$  can be placed in a high impedance state simply by clearing the Chn a idac en bit. In order to minimize the resulting disturbance to the power supply voltage, the IDAC code should not be changed from its current value when clearing the Chn a idac en bit. This is not an issue if the channel's associated servo\_en bit is high.

*Disconnect Procedure:*

Update CH*n*\_IDAC() with Ch*n*\_a\_idac\_en set low.

The LTC2970 will immediately disconnect the buffered I<sub>OUT*n*</sub> from V<sub>OUT*n*</sub>.

*Disconnect Rules:*

Clearing Ch*n*\_a\_idac\_con with Ch*n*\_a\_idac\_en high will not disconnect the IDAC. Only setting Ch*n*\_a\_idac\_en low will clear Chn a idac con.

*LTC2970-1 Only:* Ch*n*\_a\_idac\_en may not be changed if the feedback node connection is configured for tracking. Tracking is enabled when GPIO\_CFG is high and either GPIO\_0 or GPIO\_1 are high.

#### **9. Tracking Power Supplies Overview (LTC2970-1 Only)**

The LTC2970-1 tracking feature allows the I<sup>2</sup>C interface to initiate a controlled power up or power down of two or more supplies (Figure 2 shows a typical LTC2970-1 application circuit). Multiple LTC2970-1's with different addresses may be simultaneously programmed using the LTC2970 group address and the SYNC() command. Tracking is enabled when GPIO\_CFG is pulled high and either GPIO 0 or GPIO 1 are high.

### **10. Tracking Power Supplies On (LTC2970-1 Only)**

The LTC2970-1 tracking feature allows the I<sup>2</sup>C to initiate a controlled power up of two or more supplies.

*Procedure:* This procedure describes all the steps necessary to track up two or more power supplies. Steps that require  $1<sup>2</sup>C$  interaction are prefixed with the required  $1<sup>2</sup>C$ command function.

Power-up the LTC2970-1 with GPIO CFG pulled high.



<span id="page-21-0"></span>This causes open-drain outputs GPIO\_1 and GPIO\_0 to automatically pull the power supplies' run/soft-start pins to ground.

CH*n*\_A\_IDAC(): Hard connect Ch*n*\_a\_idac[7:0] with a value that forces the power supplies off when GPIO\_CFG  $=$  1. Verify that Ch*n* a idac polis at the appropriate value.

CHn A\_IDAC\_TRACK(): Set Chn a idac\_track\_en = 1, and set the Ch*n*\_a\_idac\_track[7:0] target value to the code that causes  $V_{OIIIn}$  to most closely approximate the corresponding power supply's feedback node voltage when it is in regulation.

CHn A DELAY TRACK(): Set the value by which the incrementing of IDAC*n* should be delayed with respect to the start of tracking event. This controls whether the power supplies track up coincidentally or sequentially.

IO(): Release the run/soft-start pins by programming io\_gpio\_*n* = 1. This will enable the power supplies without allowing their outputs to move since these are held low by Ch*n*\_a\_idac[7:0]. Wait until power supplies have had sufficient time to start running before starting tracking.

SYNC(): Optional command that allows multiple LTC2970-1's to be synchronized for tracking. Writing Sync\_track = 1 will allow the LTC2970-1 to finish its current ADC conversion before having it wait to receive io\_track\_start = 1. The LTC2970-1 will timeout this wait command after  $t_{\text{TIMEOUT}}$  sync. Reading back Sync\_track = 1 using the globaladdresswillensureallLTC2970-1's aresynchronized before proceeding with the tracking operation.

 $IO($ ): Set Io track start = 1 and keep the run/soft-start pins enabled. Use the global  $l^2C$  address to simultaneously track up power supplies across multiple LTC2970-1's.

LTC2970-1 response: For each tracking enabled channel, the LTC2970-1 will decrement the CH*n*\_A\_delay\_track counter at a rate of  $t_{\text{DFC TRACK}}$ . As soon as a channel's tracking counter reaches zero, the LTC2970-1 will begin stepping the value of Ch*n*\_a\_idac[7:0] by one count until thefinalvalueofCh*n*\_a\_idac\_track[7:0] isreached, atwhich point Ch*n*\_a\_idac\_track\_en is de-asserted. When the final value is reached for all channels, GPIO\_CFG is asserted low. After a time delay of t<sub>HOLD</sub> TRACK, Chn\_a\_idac\_en is de-asserted.

### *Power-Up Tracking Rules:*

TrackingcannotbeginifCh*n*\_a\_idac\_conisnot connected. This condition is met when the previous procedure is followed.

Chn a idac track pol, Chn a idac track en, and ch0 idac<sup>[7:0]</sup> updates will be ignored after  $IO(IO$  track start) is asserted until tracking is complete or whenever tracking is pending, i.e., GPIO\_CFG pulled high with either GPIO\_0 or GPIO\_1 asserted pulled high.

### **11. Tracking Power Supplies Off (LTC2970-1 Only)**

The LTC2970-1 tracking feature allows the I<sup>2</sup>C to initiate a controlled power down of two or more supplies.

*Procedure:* This procedure describes all steps necessary to track down two or more power supplies. Steps that require  $1<sup>2</sup>C$  interaction are prefixed with the required  $1<sup>2</sup>C$ command function.

CH*n*\_IDAC(): Disable the IDAC's for each tracking enabled channel (Ch*n*\_a\_idac\_en = 0). Ensure Ch*n*\_a\_idac\_pol is at the appropriate value.

CH*n*\_IDAC\_TRACK(): Select the channels to be tracked by setting Ch*n*\_a\_idac\_track\_en = 1, and set the target value for each Chn a idac track[7:0] to that which forces the supply off.

CHn A DELAY TRACK(): Set the value by which the decrementing of that channel's DAC should be delayed with respect to the start of the tracking event. This controls whether the supplies track down coincidentally or sequentially.

SYNC(): Optional command that allows multiple LTC2970-1's to be synchronized for tracking. Writing Sync\_track = 1 will allow the LTC2970-1 to finish its current ADC conversion before having it wait to receive io\_track\_start = 1. The LTC2970-1 will timeout this wait command after  $t_{\text{IMFOUT}}$  sync. Reading back Sync\_track = 1 using the global address will ensure all LTC2970's are synchronized before proceeding with the tracking operation.

 $IO()$ : Set Io track start = 1. Use the global  $I^2C$  address to simultaneously track down power supplies across multiple LTC2970's.





<span id="page-22-0"></span>LTC2970-1 response: Eachtrackingenabledchannel is soft connected. The GPIO\_CFG pin is released allowing it to be pulled high. The LTC2970-1 waits  $t_{SFTUP}$  TRACK to allow GPIO CFG to settle. For each tracking enabled channel, the Chn a delay track counter is decremented at a rate of  $t_{\text{DEC}TRACT}$ . As soon as a channel's tracking counter reaches zero, the LTC2970-1 will begin stepping the value of Ch*n*\_a\_idac[7:0] by one count until the final value of Chn a idac track<sup>[7:0]</sup> is reached. The tracking enable bit is thenclearedforbothchannels (Ch*n*\_a\_idac\_track\_en = 0).

 $IO()$ : The  $I^2C$  interface may then be used to set GPIO 1 and GPIO 0 low, disabling the power supplies.

### *Power Down Tracking Rules:*

Power down tracking requests will be ignored until the user has disabled the IDAC's by setting Ch*n*\_a\_idac\_en = 0 for each tracking enabled channel.

Chn a idac track pol, Chn a idac track en, and ch0 idac<sup>[7:0]</sup> updates will be ignored after  $IO(IO$  track start) is asserted until tracking is complete and whenever tracking range is configured; (GPIO CFG high with either GPIO 0 or GPIO 1 asserted high).

### **12. Continuous Power Supply Voltage Servo**

The continuous voltage servo feature allows the LTC2970 to servo an external power supply to a programmed value. The voltage of the external supply is monitored over Ch*n*\_A\_ADC and compared to a target value stored in Ch*n*\_a\_servo. After each conversion, Ch*n*\_A\_IDAC is incremented by 1, decremented by 1, or held; whichever brings or keeps the measured voltage closer to the targeted servo value.

### *Procedure:*

Follow procedure for hard connecting or soft connecting the LTC2970 to power supply trim pin; when updating CH*n*\_A\_IDAC(), Ch*n*\_a\_idac\_servo\_repeat should be asserted high. The servo channel's IDAC must be enabled before Ch*n*\_A\_servo\_en can be set high.

Determine the target servo voltage, Ch*n*\_a\_servo[14:0].

Update CH*n*\_A\_SERVO() with Ch*n*\_a\_servo\_en = 1, and Ch*n*\_a\_servo[14:0].

Update CHn A\_IDAC() with Chn a idac\_servo\_repeat = 1. This step may be skipped if Ch*n*\_a\_idac\_servo\_repeat was set high during the soft or hard connect procedure.

LTC2970 response: The LTC2970 will continuously increment, decrement or hold Ch*n*\_a\_idac[7:0] in order to match the measured value of (VIN*n*\_AP-VIN*n*\_AM) to Ch*n*\_a\_servo[14:0].

Whenever the CHn A SERVO() register is updated an internal flag is cleared indicating that a successful servo has notbeencompleted. This internalflag, Ch*n*\_a\_servo\_done, initially causes the ADC to operate in an accelerated 12-bit mode. Once the channel reaches the servo target, the ADC switches back to 14-bit mode for two conversions before asserting Ch*n*\_a\_servo\_done high.

In continuous voltage servo mode the Ch*n*\_a\_servo\_done flags allow the initial servo target to be reached quickly. During this time, ADC conversions for all non-servo channels are temporarily inhibited.

#### *Rules:*

The IDAC associated with the servo channel must be enabled. If Ch*n*\_a\_idac\_en is low the servo enable bit Chn a servo en is always forced low.

The IDAC associated with the servo channel must be connected (Ch*n*\_a\_idac\_con = 1).

An IDAC fault may be generated during a continuous servo operation. The LTC2970 will report the fault and continue trying to servo that channel.

*LTC2970-1 Only:* There must be no pending tracking commands. A pending tracking command will clear Chn a servo en.

*LTC2970-1 Only:* The tracking range must not be enabled; (GPIO\_CFG high with either GPIO\_0 or GPIO\_1 asserted high). An enabled tracking range will clear Chn a servo en low.





### <span id="page-23-0"></span>**13. One Time Power Supply Voltage Servo**

The one time voltage servo feature allows the LTC2970 to servo an external power supply to a programmed value and then stop updating the IDAC once the target value has been reached.

#### *Procedure:*

Follow procedure for hard connecting or soft connecting the LTC2970 to power supply trim pin; when updating CHn A\_IDAC(), Chn a idac\_servo\_repeat should be deasserted low. The servo channel's IDAC must be enabled before Ch*n*\_a\_servo\_en may be set high.

Update CH*n*\_A\_IDAC() with Ch*n*\_a\_idac\_servo\_repeat = 0. This step may be skipped if Ch*n*\_a\_idac\_servo\_repeat was cleared low during the soft or hard connect procedure.

Update FAULT\_EN() with Fault\_en\_ch*n*\_a\_servo = 0. This prevents the LTC2970 from reinitiating a servo after an overvoltage or undervoltage fault.

Determine the target servo voltage, Ch*n*\_a\_servo[14:0].

Update CH*n*\_A\_SERVO() register with Ch*n*\_a\_servo\_en = 1, and Ch*n*\_a\_servo[14:0].

LTC2970 response: The LTC2970 will increment, decrement or hold Ch*n*\_a\_idac[7:0] in order to match the measured value of (VIN*n*\_AP-VIN*n*\_AM) to Ch*n*\_a\_servo[14:0]. The servo procedure will end when the internal Ch*n*\_a\_servo\_ done flag is set (see "Continuous Power Supply Voltage Servo"). At this point the IDAC is either programmed to the appropriate servo value or faulted.

*Rules:*

All "Continuous Power Supply Voltage Servo" rules apply.

#### **14. One Time Power Supply Voltage Servo with Repeat On Fault**

The LTC2970 one time voltage servo feature may be modified to allow the LTC2970 to perform an additional power supply servo operation after an undervoltage or overvoltage fault is detected on the servo channel.

### *Procedure:*

Follow procedure outlined for "One Time Power Supply Voltage Servo".

Update FAULT\_EN() with Fault\_en\_ch*n*\_a\_servo = 1.

Enable detection of the appropriate instantaneous faults for all servo channels; see "Generating and Monitoring Instantaneous Faults".

LTC2970 response: Any time an instantaneous undervoltage or overvoltage fault is detected on the servo channel (Fault ov a chnor Fault uv a chn), the internal Chn a servo done flag for that channel is cleared, and the LTC2970 will perform a complete one time servo. This allows the LTC2970 to precisely restore the power supply to the target servo value, after it has drifted beyond a user defined operating window.

#### *Rules:*

All "Continuous Power Supply Voltage Servo" rules apply.

During a permanent undervoltage or overvoltage fault the LTC2970 will continuously try to correct the faulted channel, after each failed attempt all other channels that need monitoring by the ADC will be serviced.

#### **15. Configuring ADC to Monitor Input Channels and Internal Temperature Sensor**

The LTC2970 is able to perform ADC conversions on any combination of seven different input channels. A channel is converted if its associated ADC\_MON() bit is set high. Refer to Table 7 for details.

#### *Procedure:*

Update ADC\_MON() with the control bit of each channel that is to be monitored set high.

LTC2970 response: All enabled channels will be sequentially converted. The result of the most recent conversion may be read from the ADC result register. Each time a conversion is completed the new data bit associated with the result register is asserted high. The new data bit is reset each



**16. Generating and Monitoring Instantaneous Faults**

The LTC2970 supports fourteen different types of instantaneous faults. These faults together with the conditions that trigger them are defined in Table 8. There are six undervoltage faults, six overvoltage faults and two IDAC limit faults. The FAULT() command may be used to read the status of all instantaneous fault bits. The IO() command may be used to configure GPIO 0 and GPIO 1 to view voltage limit and IDAC faults respectively. The state

of GPIO\_0 and GPIO\_1 may be read using IO().

# <span id="page-24-0"></span>**OPERATION**

<b>INPUT CHANNEL</b>	ADC_MON() <b>CONTROL BIT</b>	ADC RESULT REGISTER (2s complement)	OV FAULT REGISTER (2s COMPLEMENT)	UV FAULT REGISTER (2s COMPLEMENT)
TEMPERATURE	Adc_mon_temp	Temp_adc[14:0]		
VIN1 BP-VIN1 BM	Adc mon b ch1	$Ch1_b_add[14:0]$	$Ch1_b$ ov $[14:0]$	$Ch1_b$ uv $[14:0]$
VIN1_AP-VIN1_AM	Adc mon a ch1	Ch <sub>1</sub> a adc $[14:0]$	Ch1_a_ov[14:0]	Ch1_a_uv[14:0]
VINO_BP-VINO_BM	Adc mon b ch <sub>0</sub>	$ChO_b_add[14:0]$	$ChO_b_ov[14:0]$	$ChO_b$ _uv[14:0]
VINO_AP-VINO_AM	Adc mon a ch <sub>0</sub>	$ChO_a_add[14:0]$	$Ch0_a_ov[14:0]$	$Ch0_a_{uv}[14:0]$
12VIN	Adc mon v12	V12_adc[14:0]	$V12_{ov}[14:0]$	$V12_{uv}[14:0]$
VDD.	Adc mon vdd	Vdd_adc[14:0]	Vdd_ov[14:0]	Vdd_uv[14:0]

**Table 7. LTC2970 ADC Conversion and Fault Limit Registers**

time the result register is read. This provides a simple mechanism for supervisory software to determine if a new conversion has been completed since data was last read.

#### *Rules:*

The LTC2970 assigns priority to ADC conversions of CH1\_A\_ADC and CH0\_A\_ADC when these channels are in their initial fast servo mode.

The IO() register control bit Io\_i2c\_adc\_wen must be low in order for ADC conversions to be performed.

*LTC2970-1 Only:* ADC conversions are suspended during any pending tracking requests.

#### **Table 8. LTC2970 Fault Reporting Bits and Conditions**

#### **CONDITION THAT GENERATES AN INSTANTANEOUS FAULT FAULT() INSTANTANEOUS FAULT REPORTING ENABLE FOR LATCHED FAULT REPORTING FAULT\_EN() FAULT\_LA() LATCHED FAULT REPORTING** V12\_adc[14:0] < V12\_uv[14:0] Fault\_v12\_uv Fault\_en\_v12\_uv Fault\_la\_v12\_uv V12\_adc[14:0] > V12\_ov[14:0] Fault\_v12\_ov Fault\_en\_v12\_ov Fault\_la\_v12\_ov Vdd\_adc[14:0] < Vdd\_uv[14:0] Fault\_vdd\_uv Fault\_en\_vdd\_uv Fault\_la\_vdd\_uv Vdd\_adc[14:0] > Vdd\_ov[14:0] Fault\_vdd\_ov Fault\_en\_vdd\_ov Fault\_la\_vdd\_ov Ch1\_b\_adc[14:0] < Ch1\_b\_uv[14:0] Fault\_ch1\_b\_uv Fault\_en\_ch1\_b\_uv Fault\_la\_ch1\_b\_uv Fault\_la\_ch1\_b\_uv Ch1\_b\_adc[14:0] > Ch1\_b\_ov[14:0] Fault\_ch1\_b\_ov Fault\_en\_ch1\_b\_ov Fault\_la\_ch1\_b\_ov Idac\_a\_ch1[7:0] = 8'ff or 8'h00 Fault\_ch1\_a\_idac Fault\_ch1\_a\_idac Fault\_en\_ch1\_a\_idac Fault\_la\_ch1\_a\_idac Ch1\_a\_adc[14:0] < Ch1\_a\_uv[14:0] Fault\_ch1\_a\_uv Fault\_en\_ch1\_a\_uv Fault\_la\_ch1\_a\_uv Ch1\_a\_adc[14:0] > Ch1\_a\_ov[14:0] Fault\_ch1\_a\_ov Fault\_en\_ch1\_a\_ov Fault\_la\_ch1\_a\_ov Ch0\_b\_adc[14:0] < Ch0\_b\_uv[14:0] Fault\_ch0\_b\_uv Fault\_en\_ch0\_b\_uv Fault\_la\_ch0\_b\_uv Ch0\_b\_adc[14:0] > Ch0\_b\_ov[14:0] Fault\_ch0\_b\_ov Fault\_en\_ch0\_b\_ov Fault\_la\_ch0\_b\_ov Idac\_a\_ch0[7:0] = 8'ff or 8'h00 Fault\_ch0\_a\_idac Fault\_ch0\_a\_idac Fault\_en\_ch0\_a\_idac Fault\_la\_ch0\_a\_idac Ch0\_a\_adc[14:0] < Ch0\_a\_uv[14:0] Fault\_ch0\_a\_uv Fault\_en\_ch0\_a\_uv Fault\_la\_ch0\_a\_uv Fault\_la\_ch0\_a\_uv Ch0\_a\_adc[14:0] > Ch0\_a\_ov[14:0] Fault\_ch0\_a\_ov Fault\_en\_ch0\_a\_ov Fault\_la\_ch0\_a\_ov



# <span id="page-25-0"></span>LTC2970/LTC2970-1

# **OPERATION**

#### *Procedure:*

Update the overvoltage limit register with the value above which the ADC result should generate an overvoltage fault. Instantaneous overvoltage faults are updated after each ADC conversion. They are asserted high when the ADC result is greater than the overvoltage limit. They are cleared if the ADC result is less than or equal to the overvoltage limit. Setting the overvoltage limit to 14'h3fff inhibits instantaneous faults for the associated channel.

Update the undervoltage limit register with the value below which the ADC result should generate an undervoltage fault. Instantaneous undervoltage faults are updated after each ADC conversion. They are asserted high when the ADC result is less than the undervoltage limit. They are cleared if the ADC result is greater than or equal to the undervoltage limit. Setting the overvoltage limit to 14'h4000 inhibits instantaneous faults for the associated channel.

Update ADC\_MON() control bits to allow ADC conversions on all channels that are to be monitored for over and under voltage limits. Instantaneous IDAC faults are polled after all ADC conversions are completed and set when the associated IDAC registers are at 'h00 of 'hff.

Read FAULT() to view the value of all instantaneous faults.

The IO(Io\_cfg\_0) command may be used to configure the GPIO 0 pin to output the internal Power good flag. Power good is asserted high if there are no instantaneous overvoltage or undervoltage faults. IO() may be used to read the value of Power good through io gpio 0.

The IO(Io\_cfg\_1) command may be used to configure the GPIO\_1 pin to output the internal Idac\_fault flag. Idac\_fault is asserted high if either IDAC value is faulted. IO() may be used to read the value of Idac\_fault through io\_gpio\_1.

#### *Rules:*

The overvoltage and undervoltage limits must be initialized; they do not have a default value.

All overvoltage limits, undervoltage limits and ADC results use 2's complement notation with bit position [14] of register [14:0] being used for the sign.

Instantaneous Ch0\_a and Ch1\_a faults may be used to trigger a servo on fault event.

Overvoltage and undervoltage faults require that the associated ADC\_MON control bit be asserted high for instantaneous fault detection to be updated.

### **17. Generating and Monitoring Latched Faults**

The LTC2970 is able to selectively latch instantaneous faults in the latched fault register FAULT\_LA. Each instantaneous fault has an associated latched fault bit in FAULT\_LA and a fault enable bit in FAULT EN; (see Table 8) for details. When an instantaneous fault enable bit is high, any event that sets the instantaneous fault will simultaneously set the latched fault. The latched fault will remain set even if conditions permit the instantaneous fault to be cleared. The latched faults are immediately cleared whenever the associated fault enable bit is cleared. All latched faults are also cleared when the latched fault register is read over FAULT\_LA().

The FAULT\_INDEX() command may be read to determine if any latched faults are asserted. Reading FAULT\_INDEX() does not clear latched faults. The ALERT output may also be configured to view whether any latched faults are asserted.

#### *Procedure:*

Follow procedure for generating instantaneous faults.

Write FAULT EN() to enable any combination of latched faults.

Read FAULT\_INDEX() to determine if any latched faults are asserted without clearing latched faults.

Read FAULT\_LA() to monitor all latched faults. Reading FAULT LA() will clear all latched faults. These will remain clear until the next time the LTC2970 polls and sets an associated instantaneous fault.

Setting IO(Io alert enb) low will cause ALERT to be asserted low whenever any one of the fourteen latched faults is asserted high. The value of the ALERT pin may also be read through IO(Alertb).



<span id="page-26-0"></span>*Rules:*

See "Generating and Monitoring Instantaneous Faults".

### **18. General Purpose Input/Output Pins**

The GPIO\_0 and GPIO\_1 may be used to: (1) monitor instantaneous faults (see "Generating and Monitoring Instantaneous faults"); (2) control switcher run/start pins during tracking (see "Tracking Power Supplies Overview"); or (3) provide general purpose input/output pins.

#### *Procedure:*

To program GPIO\_*n* as an open drain output set Io\_cfg\_*n*  $= 2<sup>3</sup>$  b10. The value written to lo\_gpio\_*n* will be output over GPIO\_*n*.

To program GPIO\_*n* as an input set Io\_cfg\_*n* = 2'b11. The value of GPIO\_*n* may now be read through lo\_gpio\_*n*.

### *Rules:*

The power on reset configurations for GPIO 0 and GPIO 1 are output pins with a value equal to the complement of the GPIO CFG level.

### **19. Advanced Development Features**

The internal ADC may be disabled with the ADC result registers accepting written  $1^2C$  data. This feature allows faults to be generated for diagnostic purposes, without having to generate an actual overvoltage or undervoltage event.

#### *Procedure:*

Set IO(Io\_i2c\_adc\_wen) high to enable ADC result register writes and disable internal ADC updates.

#### *Rules:*

Io\_i2c\_adc\_wen must be clear for normal operation.

# Applications Information

#### **Margining DC/DC Converters with External Feedback Resistors**

Figure 1 shows a typical application circuit for margining a power supply with an external feedback network. The  $V_{\text{INO AP}}$  and  $V_{\text{INO AM}}$  differential inputs sense the load voltage directly, and differential inputs  $V_{\text{IND-}B}$  and  $V_{\text{IND-}BM}$ are connected across load current sense resistor R50. A correction voltage is developed at the  $I_{\Omega UTD}$  pin by sourcing IDAC0's current into resistor R40. R40 is Kelvin connected to the point-of-load GND in order to isolate  $V_{\text{IOLIT0}}$  from ground bounce due to load current changes.  $V_{\text{I}\Omega}$  is replicated at  $V_{\text{OUT0}}$  by an on-chip, unity-gain voltage buffer.  $V_{\text{OUT}}$  is then connected to the feedback node of the power supply through resistor R30. The feedback node can be isolated from the DAC's correction voltage by placing the  $V<sub>OlIT0</sub>$  pin in high-impedance mode. Since the GPIO\_CFG pin is pulled-up to  $V_{DD}$ , the LTC2970's GPIO\_0 pin will automatically hold the power supply's RUN/SS pin low after power-up until the  $1<sup>2</sup>C$  interface releases it.



**Figure 1. Typical LTC2970 Application Circuit for DC/DC Converters with External Feedback Resistors**



#### **4-Step Resistor Selection Procedure for DC/DC Converters with External Feedback Resistors**

The following 4-step procedure should be used to quickly calculate the resistor values shown for the Typical Application Circuit shown in Figure 1.

1. Assume values for feedback resistor R20 and the nominal DC/DC converter output voltage  $V_{DC0 NOM}$ , and solve for R10.

 $V_{DC0,NOM}$  is the desired output voltage of the DC/DC converter when the LTC2970's  $V_{\text{OUT}}$  pin is in a high impedance state.  $V_{FB0}$  is the voltage at the converter's feedback node when the loop is in regulation, and  $I_{FB0}$  is the feedback node's input current.

$$
R10 = \frac{R20 \cdot V_{FB0}}{V_{DC,NOM} - I_{FB0} \cdot R20 - V_{FB0}}
$$
(1)

2. Solve for the maximum value of R30 that yields the maximum required DC/DC converter output voltage  $V_{DC0,MAX}$ .

When  $V_{\text{OUTO}}$  is at 0V, the output of the DC/DC converter is at its maximum voltage. Note that the 10mV term corresponds to the maximum offset voltage of the IDAC 1X voltage buffer.

$$
R30 \le \frac{R20 \cdot (V_{FB} - 10mV)}{V_{DC,MAX} - V_{DC,NOM}}
$$
 (2)

3. Solve for the minimum value of R40 that's needed to yield the minimum required DC/DC converter output voltage V<sub>DC0, MIN</sub>.

The DC/DC converter output voltage will be a minimum when IDAC0 is at its full-scale current. In order to quarantee that R40 is large enough, assume that IDAC0's full-scale current is at the data sheet minimum of 236µA.

$$
R40 \ge \frac{(V_{DC,NOM} - V_{DC,MIN}) \cdot \frac{R30}{R20} + V_{FB} + 10mV}{236 \mu A}
$$
 (3)

4. Re-calculate the minimum, nominal, and maximum DC/ DC converter output voltages and the resulting margining resolution.

$$
V_{DC0,NOM} = V_{FB} \cdot \left(1 + \frac{R20}{R10}\right) + I_{FB} \cdot R20
$$
 (4)

$$
V_{DC0,MIN} \le V_{DC0,NOM} - \frac{R20}{R30} \tag{5}
$$

$$
\left(\text{R40}\text{ - }236\mu\text{A}-\text{V}_{\text{FB0}}-10\text{mV}\right)
$$

$$
V_{DC0,MAX} \ge V_{DC0,NOM} + \frac{R20}{R30} \cdot (V_{FB0} - 10mV)
$$
 (6)

The margining resolution is bounded by:

$$
V_{RES} \leq \frac{R20}{R30} \cdot R40 \cdot 276 \mu A
$$
 volts/DAC LSB (7)

### **Margining DC/DC Converters with a TRIM Pin**

Figure 2 illustrates a typical application circuit for margining the output voltage of a DC/DC converter with a TRIM Pin. The LTC2970's  $V_{OUTO}$  pin connects directly to the TRIM pin through resistor R30 and the  $I_{\Omega I}$ <sub>170</sub> pin is terminated at the converter's point-of-load ground through R40. Resistors R30 and R40 give this application circuit two degrees of freedom so that the margin-up and margin-down percentages can be specified independently.

Following power-up, the LTC2970's  $V_{OUT0}$  pin defaults to a high-impedance state. If the soft-connect feature









is used, the LTC2970 will automatically find the IDAC code that most closely approximates the TRIM pin's open-circuit voltage before enabling  $V_{\text{OUT}}$ . Note: The relationship between  $V_{\text{THIM}}$  and the converter's output is typically non-inverting, so be sure to set the LTC2970's CHO a idac pol bit to 1 in order to allow the voltage servo feature to function properly.

DC/DC converters with a TRIM pin are usually margined high or low by connecting an external resistor between the TRIM pin and either the  $V_{\text{SFNSF}}^+$  or  $V_{\text{SFNSF}}^-$  pin. The relationships between these resistors and the D% change in the output voltage of the DC/DC converter are typically expressed as:

$$
R_{TRIM\_DOWN} = \frac{R_{TRIM} \cdot 50}{\Delta_{DOWN} \%} - R_{TRIM}
$$
 (8)

 $R_{TRIM \_IIP} =$  $\left[\frac{\mathsf{R}_{\text{TRIM}}\bullet\mathsf{V}_{\text{DC}}\bullet(100+\Delta_{\text{UP}}\%)}{2\bullet\mathsf{V}_{\text{REF}}\bullet\Delta_{\text{UP}}\%}-\frac{\mathsf{R}_{\text{TRIM}}\bullet 50}{\Delta_{\text{UP}}\%}-\mathsf{R}_{\text{TRIM}}\right]$ ⎣  $\left[\frac{R_{TRIM} \cdot V_{DC} \cdot (100 + \Delta_{UP} \cdot V)}{2 \cdot V_{--} \cdot \Delta_{++} \cdot V_{--}} - \frac{R_{TRIM} \cdot 50}{\Delta_{++} \cdot V_{--}} - R_{TRIM}\right]$ ⎦  $\overline{\phantom{a}}$ (9)

where  $R_{TRIM}$  is the resistance looking into the TRIM pin,  $V_{\text{RFF}}$  is the TRIM pin's opern-circuit output voltage and  $V_{\text{DC}}$  is the DC/DC converter's nominal output voltage.  $\Delta_{\text{UP}}$ % and  $\Delta_{\text{DOWN}}$ % denote the percentage change in the converter's output voltage when margining up or down respectively.

#### **2-Step Resistor Selection Procedure for DC/DC Converters with a TRIM Pin**

The following two-step procedure should be used to calculate values for resistors R30 and R40 shown in Figure 2.

1. Solve for R30:

$$
R30 \le R_{TRIM} \cdot \left(\frac{50 - \Delta_{DOWN} \%}{\Delta_{DOWN} \%}\right) \tag{10}
$$

2. Solve for R40:

$$
R40 \ge \left(1 + \frac{\Delta_{\text{UP}} \%}{\Delta_{\text{DOWN}} \%}\right) \cdot \frac{V_{\text{REF}}}{236 \mu \text{A}} \tag{11}
$$

### **Tracking with the LTC2970-1**

A typical LTC2970-1 tracking application circuit is shown in Figure 3 (the sequence of events for tracking are described in sections 9 and 10 of the Operation section). The GPIO 0 and GPIO 1 pins are tied directly to their respective DC/DC converter RUN/SS pins. Since GPIO\_CFG is pulled-up to  $V_{DD}$ , the LTC2970-1 will automatically hold off the DC/DC converters after power-up by asserting open drain outputs GPIO 0 and GPIO 1 low. N-channel FETs Q10/11 and diodes D10/11 form unidirectional range switches around resistors R30A/31A while GPIO\_CFG is high. These range switches allow the LTC2970-1's  $V_{\text{OUT0}}$  and  $V_{\text{OUT1}}$  pins to drive the converter outputs all the way to/from ground through resistors R30B/31B. When GPIO\_CFG pulls low, N-channel FETs Q10 and Q11 will turn off. R30A/31A and R30B/31B then combine in series for normal margin operation. The 100k/0.1µF low-pass filter in series with the gates of Q10/11 minimizes charge injection into the feedback nodes of the DC/DC converters when GPIO\_CFG pulls low.



**Figure 3. LTC2970-1 Tracking Application Circuit**





#### **7-Step Procedure for Calculating Tracking Application Circuit Resistor Values, Counter Delay Values, and Terminal IDAC Codes**

The following 7-step procedure should be used to calculate the resistor values, tracking counter delays, and terminal IDAC codes for the Tracking Application Circuit shown in Figure 3.

1. Assume a value for R20 and solve for R21.

V<sub>DCn,NOM</sub> is the output voltage of the DC/DC converter when the LTC2970's V<sub>OUTn</sub> pin is in a high impedance state.

$$
R21 = R20 \cdot \frac{V_{DC1,NOM}}{V_{DC0,NOM}}
$$
 (12)

2. Solve for R10 and R11.

$$
R1n = \frac{R2n}{\left(\frac{V_{DCn, NOM}}{V_{FBn}} - 1\right)}
$$
(13)

3. Solve for R40 and R41.

For simplicity, this procedure assumes that  $R40 = R41$ . V<sub>DCn,MAX</sub> and V<sub>DCn,MIN</sub> are the maximum and minimum converter output margin voltages, respectively.

The value of  $R40 = R41$  is constrained by:

$$
R40 = R41 \ge \tag{14}
$$
\n
$$
V_{FBn} \left( \frac{(V_{DCn, NOM} - V_{DCn, MIN})}{(V_{DCn, MAX} - V_{DCn, NOM})} + 1 \right) + 10 \text{mV}
$$
\n
$$
\frac{236 \mu\text{A}}
$$

Due to the forward drop of diodes D10 and D11 (0.8V max), the minimum value for R40 = R41 from expression (14) may result in small or even negative values of R30 and R31 in Step 4. If this is the case, assume a minimum allowable value for R3*n*B, anduse the followingexpression to calculate the minimum value  $R40 = R41$ :

$$
RA0 = RA1 \ge
$$
\n
$$
\underbrace{V_{FBn} \cdot \left(1 + \frac{R3nB}{R1n} + \frac{R3nB}{R2n}\right) + 0.8V + 10mV}_{236\mu A}
$$
\n(15)

Note: Use the channel whose parameters yield the maximum value for  $R40 = R41$ .

4. Solve for R30B and R31B.

Solve for the upper limits of R30B and R31B and then determine which resistor value constrains the maximum value of the other resistor using Equation 17.

$$
R3nB \le \frac{(R4n \cdot 236\mu A - V_{FBn} - 0.8V - 10mV)}{V_{FBn} \cdot \left(\frac{1}{R1n} + \frac{1}{R2n}\right)}
$$
(16)

$$
\frac{\text{R30B}}{\text{R20}} = \frac{\text{R31B}}{\text{R21}}\tag{17}
$$

5. Solve for R30A and R31A.

R3*n*A ≤

R30A and R31A are constrained by:

$$
R3nA \leq \qquad (18)
$$
\n
$$
\frac{R2n}{\left(1 + \frac{R2n}{R1n}\right) \cdot \left(\frac{V_{DCn, MAX} - V_{DCn, NOM}}{V_{DCn, NOM}}\right)}
$$
\n
$$
(18)
$$



6. Solve for Channel 1's tracking counter delay relative to Channel 0, CH1\_A\_DELAY\_TRACK().

CH1\_A\_DELAY\_TRACK() = 
$$
\frac{\left(V_{DC1,NOM}^{'}-V_{DC0,NOM}^{'}\right)\cdot\frac{R31B}{R21}}{1\mu A/count\cdot R41}
$$
 (counts)

Note: V<sub>DCn,NOM</sub>' is based on the final values of R2n and R1*n*. If the result for CH1\_A\_DELAY\_TRACK() is less than 0, apply the unsigned result to the CHO\_A\_DELAY\_TRACK() register.

7. Solve for the IDAC0 and IDAC1 terminal tracking codes, Ch*n*\_a\_idac\_track[7:0].

$$
Chn_a_idac\_track[7:0] =
$$
\n
$$
255 - \frac{V_{FBn}}{1\mu A / LSB \cdot RAn} (LSB's)
$$
\n(20)

Note: This formula assumes that the Ch*n*\_a\_idac\_pol bit is set to 0.

#### **Margining Application Circuit Design Example**

Consider the LTC2970 application circuit shown in Figure 1. Channel 0 is a DC/DC converter whose output needs to be varied between 3.63V and 1.62V.  $V_{FB0} = 0.8V$  and assume that  $I_{FR0} = 0A$ .

1. Assume values for feedback resistor R20 and the nominal DC/DC converter output voltage  $V_{DC0,NOM}$ , and solve for R10.

Let  $V_{DC0,NOM}$  = 2.625V (the average of 3.63V and 1.62V) and assume that R20 =  $10k\Omega$ . From Equation 1:

$$
R10 = \frac{R20 \cdot V_{FB0}}{V_{DC,NOM} - I_{FB0} \cdot R20 - V_{FB0}} = \frac{10k\Omega \cdot 0.8V}{2.625V - 0.8V} = 4,384\Omega
$$

Let R10 = 4.37k $\Omega$  (the nearest E192 series resistor value).

2. Solve for the value of R30 that yields the maximum required DC/DC converter output voltage  $V_{DC0 MAX}$ 

From Equation 2:

$$
R30 \le \frac{R20 \cdot (V_{FB} - 10mV)}{V_{DC,MAX} - V_{DC,NOM}} =
$$
  

$$
\frac{10.0k\Omega \cdot (0.8V - 10mV)}{3.63V - 2.625V} = 7,861\Omega
$$

Let R30 =  $7.68k\Omega$ .

3. Solve for the value of R40 that's needed to yield the minimum required DC/DC converter output voltage  $V_{DC0,MIN}$ . From Equation 3:

$$
R40 \ge \frac{\left(V_{DC,NOM} - V_{DC,MIN}\right) \cdot \frac{R30}{R20} + V_{FB}}{236 \mu A} =
$$
\n
$$
\frac{(2.625V - 1.62V) \cdot \frac{7.96 k\Omega}{10 k\Omega} + 0.8V}{236 \mu A} = 6,780 \Omega
$$

Let R40 =  $6.81k\Omega$ .

4. Re-calculate the minimum, nominal, and maximum DC/DC converter output voltages and the resulting margining resolution.

From Equations 4, 5, and 6:

$$
V_{DC0,NOM} = V_{FB} \cdot \left(1 + \frac{R20}{R10}\right) + I_{FB} \cdot R20 =
$$
  
0.8V \cdot \left(1 + \frac{10k\Omega}{4.37k\Omega}\right) = 2.631V  

$$
V_{DC0,MIN} < V_{DC0,NOM} - \frac{R20}{R30} \cdot (236\mu A \cdot R40 - V_{FB0})
$$

$$
\rightarrow V_{DC0,MIN} < 2.631V - \frac{10k\Omega}{7.68k\Omega} \cdot
$$

$$
(236\mu A \cdot 6.81k\Omega - 0.8V - 10mV) = 1.59V
$$



$$
V_{DC0,MAX} > V_{DC0,NOM} + \frac{R20}{R30} \cdot (V_{FB0} - 10mV)
$$
  
\n $\rightarrow V_{DC0,MAX} > 2.631V + \frac{10k\Omega}{7.68k\Omega} \cdot$ 

$$
(0.8V - 10mV) = 3.660V
$$

From Equation 7, the margining resolution will be less than:

$$
V_{RES} < \frac{\frac{R20}{R30} \cdot R40 \cdot 276 \mu A}{256} =
$$
  

$$
\frac{10k\Omega}{7.68k\Omega} \cdot 6.65k\Omega \cdot 276 \mu A
$$
  

$$
\frac{7.68k\Omega}{256} = 9.33 mV/LSB
$$

#### **Margining DC/DC Converter with TRIM Pin Design Example**

The output voltage of the DC/DC converter in Figure 2 needs to be margined  $±10\%$  about its nominal value. Assume that  $R_{TRIM}$  = 10.22k $\Omega$  and  $V_{RFF}$  = 1.225V.

1. Solve for R30 using Equation 10:

$$
R30 \le R_{TRIM} \cdot \left(\frac{50 - \Delta_{DOWN} \%}{\Delta_{DOWN} \%}\right)
$$
  
= 10.22k $\Omega \cdot \left(\frac{50 - 10}{10}\right) = 40,880\Omega$ 

Let R30 =  $39.2k\Omega$ .

2. Solve for R40 using Equations 11:

$$
R40 \ge \left(1 + \frac{\Delta_{UP} \frac{9}{6}}{\Delta_{DOWN} \frac{9}{6}}\right) \cdot \frac{V_{REF}}{236 \mu A}
$$

$$
= \left(1 + \frac{10}{10}\right) \cdot \frac{1.225 V}{236 \mu A} = 10,381 \Omega
$$

Let R40 =  $10.5k\Omega$ .

### **Tracking Application Circuit Design Example**

Consider the LTC2970-1 application circuit shown in Figure 3. Channel 0 is a 1.8V DC/DC converter while channel 1 is a 2.5V switching power supply. Both converters have a feedback node voltage of 0.8V and need to track on and off coincidentally. In addition, a margin range of +5% and –10% is required for each supply.

1. Assume a value for R20 and solve for R21.

Let R20 =  $5.970\Omega$ . From Equation 12:

$$
R21 = R20 \cdot \frac{V_{DC1, NOM}}{V_{DC0, NOM}} = 5,970 \Omega \cdot \frac{2.5V}{1.8V} = 8,292 \Omega
$$

Let R21 =  $8,250\Omega$  (the nearest E192 Series resistor value).

2. Solve for R10 and R11.

From Equation 13:

$$
R10 = \frac{R20}{\left(\frac{V_{DC0, NOM}}{V_{FB0}} - 1\right)} = \frac{5,970\Omega}{\left(\frac{1.8V}{0.8V} - 1\right)} = 4,776\Omega
$$
  

$$
R11 = \frac{R21}{\left(\frac{V_{DC1, NOM}}{V_{FB1}} - 1\right)} = \frac{8,250\Omega}{\left(\frac{2.5V}{0.8V} - 1\right)} = 3,882\Omega
$$

Let R10 = 4,750Ω and R11 = 3,880Ω.

3. Solve for R40 and R41.

Assume that R40 = R41.

$$
R40 = R41 \ge
$$
\n
$$
\frac{V_{FBn} \cdot \left( \frac{(V_{DCn, NOM} - V_{DCn, MIN})}{(V_{DCn, MAX} - V_{DCn, NOM})} + 1 \right) + 10 \text{mV}}{236 \mu\text{A}} =
$$
\n
$$
R40 = R41 \ge
$$
\n
$$
\frac{(1 - 0.9) \cdot 1}{236 \mu\text{A}} = 10 \text{mV}
$$

$$
\frac{0.8V \cdot \left(\frac{(1-0.9)}{(1.05-1)}+1\right)+10mV}{236\mu A}=10,212\Omega
$$

$$
\text{Let } \mathsf{R40} = \mathsf{R41} = \mathsf{10.5k}\Omega
$$



4. Solve for R30B and R31B.

$$
R30B \le \frac{(R40 \cdot 236\mu A - V_{FB0} - 0.8V - 10mV)}{V_{FB0} \cdot \left(\frac{1}{R10} + \frac{1}{R20}\right)}
$$
  

$$
\frac{(10.5k\Omega \cdot 236\mu A - 0.8V - 0.8V - 10mV)}{0.8V \cdot \left(\frac{1}{4,750\Omega} + \frac{1}{5,970\Omega}\right)} = 2,870\Omega
$$
  

$$
R31B \le \frac{(R41 \cdot 236\mu A - V_{FB1} - 0.8V - 10mV)}{V_{FB1} \cdot \left(\frac{1}{R11} + \frac{1}{R21}\right)}
$$
  

$$
\frac{(10.5k\Omega \cdot 236\mu A - 0.8V - 0.8V - 10mV)}{0.8V \cdot \left(\frac{1}{3,880\Omega} + \frac{1}{8,250\Omega}\right)} = 2,863\Omega
$$

For coincident tracking to occur Equation 17 also must be satisfied:

$$
\frac{R30B}{R20} = \frac{R31B}{R21}
$$
  
\n→ R30B =  $\frac{R31B}{R21}$  • R20 =  $\frac{2,863\Omega}{8,250\Omega}$  • 5,970Ω = 2,078Ω  
\n→ R31B =  $\frac{R30B}{R20}$  • R21 =  $\frac{2,870\Omega}{5,970\Omega}$  • 8,250Ω = 3,957Ω  
\nLet R30B = 2,100Ω and R31B = 2,890Ω.  
\n5. Solve for R30A and R31A.  
\nReferring to Equation 18:  
\nR30A ≤  $\frac{R20}{1 + \frac{R20}{R10}}$  •  $\left(\frac{V_{DC0,MAX} - V_{DC0, NOM}}{V_{DC0,NOM}}\right)$ 

$$
\frac{5,970\Omega}{\left(1+\frac{5,970\Omega}{4,750\Omega}\right)\cdot\left(\frac{1.05-1}{1}\right)} - 2,100\Omega = 50,806\Omega
$$

$$
R31A \le \frac{R21}{\left(1 + \frac{R21}{R11}\right) \cdot \left(\frac{V_{DC1,MAX} - V_{DC1, NOM}}{V_{DC1, NOM}}\right)} - R31B = \frac{8,250\Omega}{\left(1 + \frac{8,250\Omega}{3,880\Omega}\right) \cdot \left(\frac{1.05 - 1}{1}\right)} - 2,890\Omega = 49,888\Omega
$$

Let R30A =  $49.9k\Omega$  and R31A =  $48.7k\Omega$ .

6. Solve for Channel 1's tracking counter delay relative to Channel 0, CH1\_A\_DELAY\_TRACK().

First, recalculate the values of  $\mathsf{V}_{\mathsf{DC} \mathsf{\textit{n}},\mathsf{NOM}}$  based on the final values of R1*n* and R2*n*:

$$
V_{DC0,NOM}' = V_{FB} \cdot \left(1 + \frac{R20}{R10}\right) + I_{FB} \cdot R20 =
$$
  
0.8V  $\cdot \left(1 + \frac{5,970\Omega}{4,750\Omega}\right) + 0 = 1.805V$ 

$$
V_{DC1, NOM}^{'} = 0.8V \cdot \left(1 + \frac{8,250\Omega}{3,880\Omega}\right) + 0 = 2.501V
$$

Next, apply Equation 19:

CH1\_A\_DELAY\_TRACK() =  
\n
$$
\frac{\left(V_{DC1,NOM}^{\prime} - V_{DC0,NOM}^{\prime}\right) \cdot \frac{R31B}{R21}}{1 \mu A / count \cdot R41} =
$$
\n
$$
\frac{(2.501V - 1.805V) \cdot \frac{2.890\Omega}{8.250\Omega}}{1 \mu A / count \cdot 10.5 k\Omega} = 23 \text{counts}
$$

7. Solve for the IDAC0 and IDAC1 terminal tracking codes, Ch*n*\_a\_idac\_track[7:0].

Ch0\_a\_idac[7:0] = Ch1\_a\_idac[7:0] =  
255 - 
$$
\frac{0.8V}{1\mu A / LSB \cdot 10.5k\Omega}
$$
 = 179



33

# LTC2970/LTC2970-1

# Applications Information



**Figure 4. Tracking Design Example DC/DC Converter Output Waveforms**

Figure 4 shows the DC/DC converter output voltages for this design example tracking-up and tracking-down.

### **Temperature Sensor Conversion**

The LTC2970's internal temperature sensor output is proportional to absolute temperature (PTAT). In order to convert the ADC reading to degrees Celsius, apply the following formula:

$$
result(^{\circ}C) = \frac{ADC_{temp\_sensor\_reading}}{4} - 273.15 \quad (21)
$$

### **Negative Power Supply Application Circuit**

Figure 5 shows the LTC2970 controlling a negative power supply. The R30/R40 resistor divider translates the point of load voltage to the LTC2970's  $V_{1N0-A}$  inputs while the  $V_{\text{IND}}$  <sub>B</sub> inputs monitor the converter's input current  $I \cdot R$ 



drop across resistor  $R_{\text{SFNSF}}$ . Since the  $V_{\text{DD}}$  pin voltage is monitored by the LTC2970, its tolerance can be accounted for when calculating the point of load voltage. Transistor Q1 allows the  $I_{\Omega U}$  pin to force current into the converter's feedback node without forward biasing the LTC2970's  $I_{OUTO}$ body diode. Note that  $I_{\text{OUT0}}$ 's output current defaults to 128mA after the LTC2970 comes out of power-on reset.

#### **15-Bit Programmable Power Supply Application Circuit**

Figure 6 illustrates how both servo channels of the LTC2970 can be configured to adjust a single DC/DC converter over a 15-bit dynamic range. R30 and R31 are sized to force 1 bit of overlap between the coarse (channel 0) and fine (channel 1) servo loops. One coarse servo iteration should be performed first on channel 0 with IDAC1 programmed to mid-scale, and then channel 1 can be programmed to servo to the desired voltage.

### **Programmable Reference Application Circuit**

Figure 7 shows a LTC2970 configured as a programmable reference that can span a 0V to 3.5V range with a resolution of 100µV and an absolute accuracy of less than  $\pm 0.5$ %. The two IDAC's are paralleled by terminating IDAC1's output resistor in the  $V_{OUT0}$  output and taking the output of the composite DAC from  $V_{\text{OUT1}}$ . IDAC0 should servo once with IDAC1 set to mid-scale, and then IDAC1 can servo once, continuously, or trigger on drift to the desired target voltage.



**Figure 5. Negative Power Supply Application Circuit Figure 6. Programmable Power Supply Application Circuit**

29701fe





### Typical Applications



**Figure 7. Programmable Reference Application Circuit**



### Package Description

**Please refer to <http://www.linear.com/product/LTC2970#packaging>for the most recent package drawings.**



- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
- ON THE TOP AND BOTTOM OF PACKAGE



### Revision History **(Revision history begins at Rev D)**





# Typical Application



**Figure 8. Typical LTC2970 Application Circuit for DC/DC Converters with External Feedback Resistors**

### Related Parts



29701fe LINEAR TECHNOLOGY CORPORATION 2006