




# Dual push-button Smart Reset<sup>TM</sup> with capacitor-adjustable delays

#### **Features**

- Dual Smart Reset<sup>™</sup> push-button inputs with capacitor-adjustable extended reset setup delay (t<sub>SRC</sub>)
- Capacitor-adjustable reset pulse duration (t<sub>REC</sub>)
- Power-on reset
  - RST active-low, open-drain
- Factory-programmable thresholds to monitor V<sub>CC</sub> in the range of 1.575 to 4.625 V typ.
- Operating voltage 1.0 V (active-low output valid) to 5.5 V
- Low supply current (1.4 µA)
- Operating temperature: industrial grade –40 °C to +85 °C
- TDFN8 package: 2 mm x 2 mm x 0.75 mm
- RoHS compliant



### **Applications**

- Mobile phones, smartphones
- e-books
- MP3 players
- Games
- Portable navigation devices
- Any application that requires delayed reset push-button(s) response for improved system stability

Contents STM6510

## **Contents**

1	Desc	ription		. 5
	1.1	Smart I	Reset™ devices	. 5
	1.2	STM65	i10	. 5
	1.3	Pin des	scriptions	. 9
		1.3.1	Power supply (V <sub>CC</sub> )	9
		1.3.2	Ground (V <sub>SS</sub> )	9
		1.3.3	Smart Reset™ push-button inputs (\$\overline{SR0}\$, \$\overline{SR1}\$)	9
		1.3.4	Adjustable delay of Smart Reset™ input (SRC pin)	9
		1.3.5	Reset output (RST)	. 10
		1.3.6	Adjustable reset timeout (TREC <sub>ADJ</sub> pin)	. 10
2 3		_	ating characteristicstings	
4	DC a	nd AC p	parameters	. 14
5	Pack	age me	chanical data	. 17
6	Part ı	number	ing	23
7	Pack	age ma	rking	. 24
Ω	Povis	sion his	tory	25

STM6510 List of tables

# List of tables

Table 1.	Signal names	6
Table 2.	tSRC programmed by an ideal external capacitor	9
Table 3.	tREC programmed by an ideal external capacitor	. 10
Table 4.	Absolute maximum ratings	. 13
Table 5.	Operating and measurement conditions	. 14
Table 6.	DC and AC characteristics	. 15
Table 7.	Possible VCC voltage thresholds	. 16
Table 8.	TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm pitch package mechanical data	. 18
Table 9.	Parameter for landing pattern - TDFN – 8-lead 2 x 2 mm package	. 19
Table 10.	Carrier tape dimensions	. 20
Table 11.	Reel dimensions	. 21
Table 12.	Ordering information scheme	. 23
Table 13.	Package marking	. 24
Table 14.	Document revision history	. 25

List of figures STM6510

# **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	Pin connections	6
Figure 3.	Block diagram	7
Figure 4.	Single-button Smart Reset™ typical hookup	8
Figure 5.	Dual-button Smart Reset™ typical hookup	
Figure 6.	Timing waveforms	
Figure 7.	Supply current (I <sub>CC</sub> ) vs. temperature	11
Figure 8.	Smart Reset <sup>™</sup> delay (t <sub>SRC</sub> ) vs. temperature, C <sub>SRC</sub> = 0.56 μF	11
Figure 9.	Reset timeout period ( $t_{BFC}$ ) vs. temperature, $C_{tRFC} = 0.01  \mu F \dots$	
Figure 10.	Reset threshold (V <sub>RST</sub> ) vs. temperature, "S" threshold option, V <sub>CC</sub> falling	12
Figure 11.	AC testing input/output waveforms	14
Figure 12.	TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm pitch package outline	18
Figure 13.	Landing pattern - TDFN - 8-lead 2 x 2 mm without thermal pad	19
Figure 14.	Carrier tape	
Figure 15.	Reel dimensions	21
Figure 16.	Tape trailer/leader	
Figure 17.	Pin 1 orientation	22
Figure 18.	Package marking, top view	24

STM6510 Description

### 1 Description

#### 1.1 Smart Reset<sup>™</sup> devices

The Smart Reset<sup>TM</sup> device family STM65xx provides a useful feature that ensures inadvertent short reset push-button closures do not cause system resets. This is done by implementing an extended Smart Reset<sup>TM</sup> input delay ( $t_{SRC}$ ). Once the valid Smart Reset<sup>TM</sup> input levels and setup delay are met, the device generates an output reset pulse with user-programmable timeout period ( $t_{RFC}$ ).

The typical application hookup shows that the dual Smart Reset™ inputs can be also connected to the applications interrupt to allow the control of both the interrupt pin and the hard reset functions. If the push-buttons are closed for a short time, the processor is only interrupted. If the system still does not respond properly, holding the push-buttons for the extended setup time (t<sub>SRC</sub>) causes a hard reset of the processor through the reset output. The Smart Reset™ feature helps significantly increase system stability.

The STM65xx family of Smart Reset™ devices consists of low-current microprocessor reset circuits targeted at applications such as MP3 players, portable navigation devices or mobile phones, generally any application that requires delayed reset push-button(s) response for improved system stability. The STM65xx devices feature single or dual Smart Reset™ inputs (SRx). The delayed Smart Reset™ setup time (t<sub>SRC</sub>) options are adjustable by adding an external capacitor on the SRC pin or selectable by three-state logic. The delayed setup period ignores switch closures shorter than t<sub>SRC</sub>, thus preventing undesired resets.

The STM65xx devices have active-low (optionally active-high) open-drain reset (RST) output(s) with or without an internal pull-up resistor or push-pull as output options, with or without the power-on reset function.

Some devices also have an undervoltage monitoring feature: the reset output is also asserted when the monitored supply voltage  $V_{CC}$  drops below the specified threshold. The reset output remains asserted for the reset timeout period ( $t_{REC}$ ) after the monitored supply voltage goes above the specified threshold.

#### 1.2 STM6510

The STM6510 has two combined Smart Reset<sup>TM</sup> inputs ( $\overline{SR0}$  and  $\overline{SR1}$ ) with Smart Reset<sup>TM</sup> setup delay ( $t_{SRC}$ ) programmed by an external capacitor on the SRC pin. An additional STM6510 feature is adjustable output reset pulse time  $t_{REC}$  by adding an external capacitor ( $C_{tREC}$ ).

Additionally, the  $V_{CC}$  is monitored and if it drops below the selected  $V_{RST}$  threshold, the reset output goes active and remains active while  $V_{CC}$  is below the  $V_{RST}$  threshold, plus the defined duration of the reset pulse  $t_{REC}$ .

Description STM6510

Figure 1. Logic diagram




Figure 2. Pin connections





Table 1. Signal names

Symbol	Input/output	Description
RST	Output	Reset output, active-low (open-drain).
SR0	Input	Primary push-button Smart Reset $^{\text{TM}}$ input. Active-low, internal 65 k $\Omega$ pull-up resistor to $V_{CC}.$
SR1	Input	Secondary push-button Smart Reset $^{TM}$ input. Active-low, internal 65 k $\Omega$ pull-up resistor to $V_{CC}.$
SRC	Input	Smart Reset™ input delay setup control. Connect an external capacitor to this pin to adjust the delay setup time (t <sub>SRC</sub> ).
TREC <sub>ADJ</sub>	Input	Input pin for $t_{REC}$ reset pulse duration adjustment. Connect an external capacitor ( $C_{tREC}$ ) to this pin to determine $t_{REC}$ .
V <sub>CC</sub>	Supply	Supply voltage input. Power supply for the device and an input for the monitored supply voltage. A 0.1 $\mu$ F decoupling ceramic capacitor is recommended to be connected between $V_{CC}$ and $V_{SS}$ pins.
V <sub>SS</sub>	Supply	Ground
NC		No connect (not bonded); should be connected to V <sub>SS</sub> .

STM6510 Description

Figure 3. Block diagram



Description STM6510

 $V_{CC}$ 100 kΩ  $v_{CC}$ VCCRESET RST TRECADJ SRC C<sub>tREC</sub> =  $C_{SRC}$ STM6510 MCU SR1 INT/ NMI SR0  $V_{SS}$  $V_{SS}$ PUSH-BUTTON SWITCH AM04870v1

Figure 4. Single-button Smart Reset™ typical hookup

Note: When only one Smart Reset<sup>TM</sup> input push-button is used, tie both the  $\overline{SR}$  inputs together.




Figure 5. Dual-button Smart Reset™ typical hookup

STM6510 Description

#### 1.3 Pin descriptions

#### 1.3.1 Power supply $(V_{CC})$

This pin is used to provide the power to the Smart Reset<sup>TM</sup> device and to monitor the power supply. A 0.1  $\mu$ F decoupling ceramic capacitor is recommended to be connected between the  $V_{CC}$  and  $V_{SS}$  pins.

#### 1.3.2 Ground ( $V_{SS}$ )

This is the supply ground for the device.

#### 1.3.3 Smart Reset<sup>™</sup> push-button inputs (SR0, SR1)

Both  $\overline{SR0}$  and  $\overline{SR1}$  need to be held active at the same time for at least  $t_{SRC}$  to activate the reset output pulse. Include an internal 65 k $\Omega$  pull-up resistor to  $V_{CC}$  for each input.

TSR0

SR1

RST

Figure 6. Timing waveforms

#### 1.3.4 Adjustable delay of Smart Reset™ input (SRC pin)

This pin controls the setup time before the push-button action is validated by the reset output. It is connected to an external capacitor ( $C_{SRC}$ ), which is tied to ground to provide the desired value of setup time ( $t_{SRC}$ ).

Calculated t<sub>SRC</sub> and C<sub>SRC</sub> examples are given in *Table 2*. Refer also to *Table 6*.

Calculated C <sub>SRC</sub>	Se	Closest common					
value [μF]	Min.	Тур.	Max.	C <sub>SRC</sub> value [µF]			
0.2	2	3	4	0.22			
0.3	3	4.5	6	0.33			
0.6	6	9	12	0.56			
1	10	15	20	1			

Table 2. t<sub>SRC</sub> programmed by an ideal external capacitor

AM00393

Example calculations based on an ideal capacitor. During application design and component selection it should be considered that the current flowing into the external t<sub>SRC</sub> programming capacitor (C<sub>SRC</sub>) is on the order of 100 nA, therefore a low-leakage capacitor (ceramic or film capacitor) and an adequate PCB environment should be used to prevent t<sub>SRC</sub> accuracy from being affected. A recommended minimum value of C<sub>SRC</sub> is 0.01 μF.

<sup>2.</sup> In case of repeated activations of the  $t_{SRC}$  counter, an interval of 10 ms min. is needed between the activations to fully discharge  $C_{SRC}$ , so that the next  $t_{SRC}$  is as specified.

Description STM6510

### 1.3.5 Reset output (RST)

RST is active-low, open-drain.

### 1.3.6 Adjustable reset timeout (TREC<sub>ADJ</sub> pin)

The reset timeout ( $t_{REC}$ ) is adjustable by connecting an external capacitor  $C_{tREC}$  to this pin. Calculated  $t_{REC}$  and  $C_{tREC}$  examples are given in *Table 3*. Refer also to *Table 6*.

Table 3. t<sub>REC</sub> programmed by an ideal external capacitor


Calculated C <sub>tREC</sub>		Closest common		
value [µF]	Min.	Тур.	Max.	C <sub>tREC</sub> value [μF]
0.001	10	15	20	0.001
0.002	20	30	40	0.0022
0.01	100	150	200	0.01
0.014	140	210	280	0.015
0.028	280	420	560	0.027
0.056	560	840	1120	0.056
0.112	1120	1680	2240	0.1

<sup>1.</sup> Example calculations based on an ideal capacitor. During application design and component selection it should be considered that the current flowing into the external  $t_{REC}$  programming capacitor ( $C_{tREC}$ ) is on the order of 100 nA, therefore a low-leakage capacitor (ceramic or film capacitor) and an adequate PCB environment should be used to prevent  $t_{REC}$  accuracy from being affected. A recommended minimum value of  $C_{tREC}$  is 0.001  $\mu$ F.


<sup>2.</sup> In case of repeated activations of the  $t_{REC}$  counter, an interval of 10 ms min. is needed between  $t_{REC}$  intervals to fully discharge  $C_{tREC}$ , so that the next  $t_{REC}$  is as specified.

# 2 Typical operating characteristics










-60

120

140

AM04878v1



Temperature [°C]

→ 5.75 V — 5.5 V →

Reset timeout period ( $t_{REC}$ ) vs. temperature,  $C_{tREC}$  = 0.01  $\mu F$ Figure 9.

120

110

100





STM6510 Maximum ratings

### 3 Maximum ratings

Stressing the device above the rating listed in the *Table 4: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics™ SURE Program and other relevant quality documents.

Table 4. Absolute maximum ratings

Symbol	Parameter		Value	Unit
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off)		-55 to +150	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds		260	°C
$\theta_{JA}$	Thermal resistance (junction to ambient)	TDFN8	149.0	°C/W
V <sub>IO</sub>	Input or output voltage		-0.3 to V <sub>CC</sub> +0.3	V
V <sub>CC</sub>	Supply voltage		-0.3 to 7	V

<sup>1.</sup> Reflow at peak temperature of 260  $^{\circ}$ C. The time above 255  $^{\circ}$ C must not exceed 30 seconds.

### 4 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the *Table 6: DC and AC characteristics* that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 5: Operating and measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 5. Operating and measurement conditions

Parameter	Value	Unit
V <sub>CC</sub> supply voltage	1.0 to 5.5	V
Ambient operating temperature (T <sub>A</sub> )	-40 to +85	°C
Input rise and fall times	≤ 5	ns
Input pulse voltages	0.2 to 0.8 V <sub>CC</sub>	V
Input and output timing ref. voltages	0.3 to 0.7 V <sub>CC</sub>	V

Figure 11. AC testing input/output waveforms




Table 6. DC and AC characteristics

Symbol	Parameter	Test conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units
V <sub>CC</sub>	Supply voltage range	Reset output valid - active-low	1.0		5.5	V
	Cumply ourrent ()/	V <sub>CC</sub> = 5.0 V		1.5	2.4	μΑ
I <sub>CC</sub>	Supply current (V <sub>CC</sub> )	$V_{CC} = 3.0 V^{(3)}$		1.4		μΑ
		V <sub>CC</sub> ≥ 4.5 V, sinking 3.2 mA			0.3	V
$V_{OL}$	Reset output voltage low	V <sub>CC</sub> ≥ 3.3 V, sinking 2.5 mA			0.3	V
		V <sub>CC</sub> ≥ 1.0 V, sinking 0.1 mA			0.3	V
V	V <sub>CC</sub> undervoltage reset	-40 to +85 °C	V <sub>RST</sub> -2.5%	V <sub>RST</sub>	V <sub>RST</sub> +2.5%	V
V <sub>RST</sub>	threshold (refer to <i>Table 7</i> )	25 °C	V <sub>RST</sub> -2.0%	V <sub>RST</sub>	V <sub>RST</sub> +2.0%	V
M	I hadaya sia af V	L, M		0.5%		
V <sub>HYST</sub>	Hysteresis of V <sub>RST</sub>	T, S, R, Z, Y, W, V		1%		
	V <sub>CC</sub> to reset delay <sup>(4)</sup>	$V_{CC}$ falling from ( $V_{RST}$ + 100 mV) to ( $V_{RST}$ - 100 mV) at 10 mV/ $\mu$ s		20		μs
t <sub>REC</sub> <sup>(4)</sup>	User-adjustable reset timeout period on RST. Refer to Table 3.		10 000 x C <sub>tREC</sub> (μF)	15 000 x C <sub>tREC</sub> (μF)	20 000 x C <sub>tREC</sub> (μF)	ms
Smart R	eset™ inputs					
t <sub>SRC</sub> <sup>(5)</sup>	User-adjustable delayed Smart Reset™ setup time. Refer to <i>Table 2</i> .		10 x C <sub>SRC</sub> (μF)	15 x C <sub>SRC</sub> (μF)	20 x C <sub>SRC</sub> (μF)	s
V <sub>IL</sub>	SR0, SR1 input voltage low				0.3 V <sub>CC</sub>	V
V <sub>IH</sub>	SR0, SR1 input voltage high		0.7 V <sub>CC</sub>			V
R <sub>PUI</sub>	Internal pull-up resistor, SR0, SR1 inputs			65		kΩ

- 1. Valid for ambient operating temperature:  $T_A = -40$  to +85 °C;  $V_{CC} = 1.0$  to 5.5 V (except where noted).
- 2. Typical value is at 25  $^{\circ}\text{C}$  and V  $_{\text{CC}}$  = 3.3 V unless otherwise noted.
- 3. For devices with  $V_{RST}$  < 3.0 V.
- 4. Guaranteed by design.
- 5. Input glitch immunity is equal to  $t_{\mbox{\footnotesize SRC}}$  (when both SR inputs are low, otherwise infinite).

V <sub>CC</sub> voltage	Tun	±2.5% (–40 °C to +85 °C)		±2.0% (25 °C)		Unit
threshold V <sub>RST</sub>	Тур.	Min.	Max.	Min.	Max.	Offic
L (falling)	4.625	4.509	4.741	4.533	4.718	V
M (falling)	4.375	4.266	4.484	4.288	4.463	V
T (falling)	3.075	2.998	3.152	3.014	3.137	V
S (falling)	2.925	2.852	2.998	2.867	2.984	V
R (falling)	2.625	2.559	2.691	2.573	2.678	V
Z (falling)	2.313	2.255	2.371	2.267	2.359	V
Y (falling)	2.188	2.133	2.243	2.144	2.232	V
W (falling)	1.665	1.623	1.707	1.632	1.698	V
V (falling)	1.575	1.536	1.614	1.544	1.607	V

## 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.




Figure 12. TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm pitch package outline

Table 8. TDFN – 8-lead 2 x 2 x 0.75 mm, 0.5 mm pitch package mechanical data

Symbol	Dimension (mm)			Dimension (inches)		
	Min.	Nom.	Max.	Min.	Nom.	Max.
Α	0.70	0.75	0.80	0.028	0.030	0.031
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.15	0.20	0.25	0.006	0.008	0.010
D BSC		2.00			0.079	
E BSC		2.00			0.079	
е		0.50			0.020	
L	0.45	0.55	0.65	0.018	0.022	0.026




Figure 13. Landing pattern - TDFN - 8-lead 2 x 2 mm without thermal pad

Table 9. Parameter for landing pattern - TDFN - 8-lead 2 x 2 mm package

Parameter	Description	Dimension (mm)			
Parameter	Description	Min.	Nom.	Max.	
L	Contact length	1.05	_	1.15	
b	Contact width	0.25	_	0.30	
E	Max. land pattern Y-direction	_	2.75	_	
E1	Contact gap spacing	_	0.65	_	
D	Max. land pattern X-direction	_	1.75	_	
Р	Contact pitch	_	0.5	_	

Figure 14. Carrier tape




Table 10. Carrier tape dimensions

Package	w	D	E	P <sub>0</sub>	P <sub>2</sub>	F	<b>A</b> <sub>0</sub>	B <sub>0</sub>	K <sub>0</sub>	P <sub>1</sub>	Т	Unit	Bulk qty.
TDFN8	8.00 +0.30 -0.10	1.50 +0.10/ -0.00	1.75 ±0.10	4.00 ±0.10	2.00 ±0.10	3.50 ±0.05	2.30 ±0.05	2.30 ±0.05	1.00 ±0.05	4.00 ±0.10	0.250 ±0.05	mm	3000

40 mm min. acces hole at slot location C \_\_\_\_\_ Α Full radius Tape slot in core for tape start 25 mm min width G measured at hub

Figure 15. Reel dimensions

Table 11. **Reel dimensions** 

Tape sizes	A max.	B min. C		D min.	N min.	G	T max.
8 mm	180 (7 inches)	1.50	13.0 +/- 0.20	20.20	60	8.4 +2/-0	14.40

AM00443

Figure 16. Tape trailer/leader





Figure 17. Pin 1 orientation




Note: 1 Drawings are not to scale.

2 All dimensions are in mm, unless otherwise noted.

STM6510 Part numbering

### 6 Part numbering

Table 12. Ordering information scheme



F = ECOPACK® package, tape and reel

For device options currently available refer to *Table 13*. For other options, voltage threshold values etc. or for more information on any aspect of this device, please contact the ST sales office nearest you.

Package marking STM6510


## 7 Package marking

Table 13. Package marking

Part name	t <sub>SRC</sub> delay control	Smart Reset™ inputs type	V <sub>RST</sub>	Reset output type	t <sub>REC</sub> programming	Topmark
STM6510WCACDG6F	C <sub>SRC</sub>	AL, PU	W	AL, OD	C <sub>tREC</sub>	8WK
STM6510SCACDG6F	C <sub>SRC</sub>	AL, PU	S	AL, OD	C <sub>tREC</sub>	8SK
STM6510RCACDG6F	C <sub>SRC</sub>	AL, PU	R	AL, OD	C <sub>tREC</sub>	8RK

Note: AL = Active-Low, AH = Active-High; PU = with internal pull-up resistor, OD = Open-Drain.

Figure 18. Package marking, top view



STM6510 Revision history

# 8 Revision history

Table 14. Document revision history

Date	Revision	Changes
12-Feb-2010	1	Initial release.
26-Feb-2010	2	Updated title of datasheet, <i>Features, Applications</i> ; updated footnote 1 of <i>Table 2</i> ; updated <i>Table 6, 12, 13</i> ; <i>Figure 3</i> ; <i>Section 1.3.3</i> ; minor textual and formatting changes.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

26/26 Doc ID 16788 Rev 2