

## High Efficiency Receiver Controller for Wireless Power Systems

### DESCRIPTION

The TS81000 is a power receiver communications and control unit for wireless charging applications. The TS81000 can support systems up to 40W+, and supports Qi® compliant, PMA compliant and proprietary applications.

The TS81000 performs the necessary coding of packets to send commands to the transmitter to adjust the power level accordingly.

### APPLICATIONS

- Qi®, PMA and non-standard wireless chargers for:
  - Cell Phones and Smartphones
  - GPS Devices
  - Digital Cameras
  - Tablets and eReaders
  - Portable Lighting
  - Toys
  - Medical devices
  - Industrial devices


### FEATURES

- Supports Qi®, PMA and proprietary charging applications
- Dual-mode Qi + PMA functionality using a single LC resonant circuit
- Wireless power systems up to 40W+
- Compatible with variable voltage, variable frequency and variable duty cycle transmitters
- Supports indirect (fixed voltage) and multi-cell battery charging applications (>3.15V)
- Integrated controller and FLASH for communications and control
- High precision data converter
- Low external component count


### SPECIFICATIONS

- RISC-based controller core with flash and SRAM memory
- 10-bit A/D converter
- Two 16-bit timers, advanced control and general purpose
- 8-bit timer
- Auto-wakeup and watchdog timers
- 8 configurable analog general purpose I/Os
- Charging LED output
- I2C interface
- 20 pin 3x3 QFN

### TYPICAL APPLICATION




## PINOUT



## PIN DESCRIPTION

QFN Pin #	Pin Symbol	Function	Description
1	NRST	Reset	Reset input
2	GPIO1	GPIO	GPIO 1
3	GPIO2	GPIO	GPIO 2
4	VSS	Power GND	Power GND
5	VCAP	Filter	Filter capacitor
6	VDD	Input power	Input power supply
7	GPIO3	GPIO	GPIO 3
8	GPIO5	Open-Drain GPIO	True Open-Drain GPIO 5
9	GPIO4	Open-Drain GPIO	True Open-Drain GPIO 4
10	VACDET	Analog GPIO	VACDET input from TS51111
11	VREF	Analog GPIO	VREF input from TS51111
12	SCL	I2C Serial Clock	I2C Serial Clock
13	SDA	I2C Serial Data	I2C Serial Data
14	EN_MOD	GPIO	EN_MOD output to TS51111
15	DEBUG	Debug	Debug interface
16	GPIO6	GPIO	GPIO 6
17	AMUX	Analog GPIO	AMUX input from TS51111
18	EN_LOAD	Enable Load	Enable an optional load switch
19	GPIO7	GPIO	GPIO 7
20	LED	Charging LED	Charging LED output

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range unless otherwise noted<sup>(1,2,3)</sup>

	MIN	MAX	UNIT
VDD, VSS	-0.3	6.5	V
GPI01, GPI02, GPI03, GPI05, GPI04, VAC_DET, VREF, SCL, SDA, EN_MOD, DEBUG, GPI06, AMUX, EN_LOAD, GPI07, LED	VSS - 0.3	6.5	V
NRST, VCAP	VSS - 0.3	VDD + 0.3	V
Operating Junction Temperature Range, T <sub>j</sub>	-40	125	°C
Storage Temperature Range, T <sub>STG</sub>	-65	150	°C
Electrostatic Discharge – Human Body Model		±2k	V
Lead Temperature (soldering, 10 seconds)		260	°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) ESD testing is performed according to the respective JESD22 JEDEC standard.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Typ	Max	Unit
VDD	Input Operating Voltage	2.95		5.5	V
F <sub>MCU</sub>	Operating Frequency	0		16	MHz
VDD	Decoupling capacitor value		1		uF
LDO	Decoupling capacitor value		1		uF
T <sub>A</sub>	Operating Free Air Temperature	-40		85	°C
T <sub>j</sub>	Operating Junction Temperature	-40		105	°C

## COMMUNICATION INTERFACES

I2C or UART communication can only take place in the following cases:

- The Wireless Power Receiver is placed on the Wireless Power Transmitter and power transfer is taking place, or
- External power is applied, either through the system power supply or on the TS51111 USB pin

In both cases, an internal voltage regulator inside the TS51111 provides 3.3V on the VCORE pin for the TS81000 to use.

The Applications Processor can interrogate the TS81000 using the I2C or UART interfaces. The TS81000 acknowledges its I2C Slave Address only if it is powered. No ACK from the TS81000 after its slave address means that power transfer does not take place and power is not applied to the TS51111 USB pin.

## I2C

### I2C Signal Pins

- ALERT pin (GPIO pin) - optional:
  - Driven high when an event is active in the internal STATUS register
  - Driven low when all the internal events are cleared

Note: The ALERT pin is provided to help with I2C communication, i.e. to signal events to the EC so the EC can interrogate the TS8100x via I2C. The use of the ALERT pin is not mandatory in the application.

- SCL\_TXD pin:
  - Clock pin for the I2C interface.
  - True open-drain. Needs external pull-ups.
- SDA\_RXD pin:
  - Data pin for the I2C interface.
  - True open-drain. Needs external pull-ups.

### I2C Protocol

The TS81000 Wireless Power Receiver acts as an I2C slave peripheral to allow communication with an application microcontroller. The slave address (7 bit) is **0x49**. The Embedded Controller is an I2C master and initiates every data transfer.

The TS81000 implements a set of registers available from the I2C bus. It also implements a set of API functions that receive parameters and return values using the I2C bus. Four transfer types are possible:

- Write Register
- Read Register
- Run API Function
- Read API Function Return Buffer

### Write Register Operations

Start			
M→S	Slave Address (7 bits)	<b>0</b> (1 bit)	Slave ACK
M→S	Register <i>n</i> address (8 bits)		Slave ACK
M→S	Register <i>n</i> Data (8 bits)		Slave ACK
M→S	Register <i>n+1</i> Data (8 bits)		Slave ACK
	...		
M→S	Register <i>n+k</i> Data (8 bits)		Slave ACK
Stop			

### Description

Start of the I2C transfer.  
Slave address + R/nW bit (0x92 as 8-bit).  
Address of the first register.  
Write the first register.  
Optionally write the following registers.

Stop of the I2C transfer.

## Read Register Operations

Start			
M→S	Slave Address (7 bits)	<b>0</b> (1 bit)	Slave ACK
M→S	Register <i>n</i> address (8 bits)		Slave ACK
Start			
M→S	Slave Address (7 bits)	<b>1</b> (1 bit)	Slave ACK
S→M	Register <i>n</i> Data (8 bits)		Master ACK
S→M	Register <i>n+1</i> Data (8 bits)		Master ACK
	...		
S→M	Register <i>n+k</i> Data (8 bits)		Master nACK
Stop			

## Run API Function

Start			
M→S	Slave Address (7 bits)	<b>0</b> (1 bit)	Slave ACK
M→S	API number (8 bits)		Slave ACK
M→S	API input buffer length <i>m</i> (8 bits)		Slave ACK
M→S	Input buffer data[0] (8 bits)		Slave ACK
M→S	Input buffer data[1] (8 bits)		Slave ACK
	...		
M→S	Input buffer data[ <i>m</i> -1] (8 bits)		Slave ACK
Stop			

## Read API Function Return Buffer

Start			
M→S	Slave Address (7 bits)	<b>0</b> (1 bit)	Slave ACK
M→S	API number (8 bits)		Slave ACK
Start			
M→S	Slave Address (7 bits)	<b>1</b> (1 bit)	Slave ACK
S→M	API number (8 bits)		Master ACK
S→M	API return buffer length <i>n</i> (8 bits)		Master ACK
S→M	Output buffer data[0] (8 bits)		Master ACK
S→M	Output buffer data[1] (8 bits)		Master ACK
	...		
S→M	Output buffer data[ <i>n</i> -1] (8 bits)		Master nACK
Stop			

### Description

Start of the I2C transfer.

Slave address + 0 as R/nW bit (0x92 as 8-bit).

Address of the first register.

Repeated Start.

Slave address + 1 as R/nW bit (0x93 as 8-bit).

Read the first register.

Optionally read the following registers.

The master should send a nACK after the last data byte was received.

Stop of the I2C transfer

### Description

Start of the I2C transfer.

Slave address + R/nW bit (0x92 as 8-bit).

API number.

API input buffer length. Equal to 0 if no input buffer data is required by the API.

First byte of the input buffer (optional).

Second byte of the input buffer (optional).

Last byte of the input buffer (optional).

Stop of the I2C transfer and execute the API function.

### Description

Start of the I2C transfer.

Slave address + 0 as R/nW bit (0x92 as 8-bit).

API number.

Repeated Start.

Slave address + 1 as R/nW bit (0x93 as 8-bit).

API number for the following return buffer.

API return buffer length.

Read the first byte in the output buffer.

Optionally read the following bytes.

The master should send a nACK after the last data byte was received.

Stop of the I2C transfer

## INTERNAL REGISTERS

Address	Name	Type	Description
0x00	BOOTFW_REV_L	R/W	Bootloader Firmware Revision Low Register
0x01	BOOTFW_REV_H	R/W	Bootloader Firmware Revision High Register
0x02	FW_REV_L	R/W	Firmware Revision Low Register
0x03	FW_REV_H	R/W	Firmware Revision High Register
0x04	MODE_L	R/W	Operating Mode Low Register
0x05	MODE_H	R/W	Operating Mode High Register
0x06	RESET_L	R/W	Reset Low Register
0x07	RESET_H	R/W	Reset High Register
0x08	STATUS	R	Main Status Register
0x09	STATUS0	R	Status0 Register
0x0A	STATUS1	R	Status1 Register
0x0B	STATUS2	R	Status2 Register
0x0C	STATUS3	R	Status3 Register
0x0D-0x7F	RESERVED. Will be defined later.		

### Bootloader Firmware Revision Low Register (BOOTFW\_REV\_L)

Address: 0x00

Reset value: Minor version number of the bootloader firmware

7	6	5	4	3	2	1	0
REV_L[7:0]							
r	r	r	r	r	r	r	r

Bits 7:0 **REV\_L[7:0]**: Bootloader Firmware Revision Low

These bits contain the minor version number of the bootloader firmware.

### Bootloader Firmware Revision High Register (BOOTFW\_REV\_H)

Address: 0x01

Reset value: Major version number of the bootloader firmware

7	6	5	4	3	2	1	0
REV_H[7:0]							
r	r	r	r	r	r	r	r

Bits 7:0 **REV\_H[7:0]**: Bootloader Firmware Revision High

These bits contain the major version number of the bootloader firmware.

### Firmware Revision Low Register (FW\_REV\_L)

Address: 0x02

Reset value: Minor version number of the user firmware

7	6	5	4	3	2	1	0
REV_L[7:0]							
r	r	r	r	r	r	r	r

Bits 7:0 **REV\_L[7:0]**: Firmware Revision Low

These bits contain the minor version number of the user firmware.



**Firmware Revision High Register (BOOTFW\_REV\_H)**

Address: 0x03

Reset value: Major version number of the user firmware

7	6	5	4	3	2	1	0
REV_H[7:0]							
r	r	r	r	r	r	r	r

Bits 7:0 **REV\_H[7:0]**: Bootloader Firmware Revision High

These bits contain the major version number of the user firmware.

**Operating Mode Low Register (MODE\_L)**

Address: 0x04

Reset value: Depends on the bootloader mode and the firmware type

7	6	5	4	3	2	1	0
Res							BOOTLDR
							r

Bits 7:1 Reserved

Bit 0 **BOOTLDR**: Bootloader mode

0: The user firmware is running

1: The controller is in bootloader mode

**Operating Mode High Register (MODE\_H)**

Address: 0x05

Reset value: Depends on the bootloader mode and the firmware type

7	6	5	4	3	2	1	0
Res							

Bits 7:0 Reserved

**Reset Low Register (RESET\_L)**

Address: 0x06

Reset value: 0x00

7	6	5	4	3	2	1	0
RESET_KEY_L[7:0]							
w	w	w	w	w	w	w	w

Bits 7:0 **RESET\_KEY\_L[7:0]**: Reset Key

0x55: generate a system reset. Both the RESET\_L and the RESET\_H registers have to be written with the correct key to generate a reset.

Any other value: a system reset is not generated.

**Reset High Register (RESET\_H)**

Address: 0x07  
Reset value: 0x00

7	6	5	4	3	2	1	0
RESET_KEY_H[7:0]							
w	w	w	w	w	w	w	w

Bits 7:0 **RESET\_KEY\_H[7:0]**: Reset Key

0xAA: generate a system reset. Both the RESET\_L and the RESET\_H registers have to be written with the correct key to generate a reset.

Any other value: a system reset is not generated.

**Main Status Register (STATUS)**

Address: 0x08  
Reset value: 0xC0

7	6	5	4	3	2	1	0
CTS	CTS_API	Res		STATUS3	STATUS2	STATUS1	STATUS0
rw	rw			rw	rw	rw	rw

Bit 7 **CTS**: Clear To Send

This bit indicates if a new command can be issued to the controller.

0: The controller is busy processing a previous command. New commands should not be sent to the controller.

1: The controller can accept a new command over the communication interface.

Bit 6 **CTS\_API**: Clear to Send for API

This bit indicates if a new API call can be issued to the controller.

0: The controller is busy processing a previous API call. New API calls should not be sent to the controller.

1: The controller can accept a new API call over the communication interface.

Bits 5:4 Reserved

Bit 3 **STATUS3**: STATUS3 Event Flag

0: No event is signaled in the STATUS3 register

1: An event is signaled in the STATUS3 register

Bit 2 **STATUS2**: STATUS2 Event Flag

0: No event is signaled in the STATUS2 register

1: An event is signaled in the STATUS2 register

Bit 1 **STATUS1**: STATUS1 Event Flag

0: No event is signaled in the STATUS1 register

1: An event is signaled in the STATUS1 register

Bit 0 **STATUS0**: STATUS0 Event Flag

0: No event is signaled in the STATUS0 register

1: An event is signaled in the STATUS0 register

## API FUNCTIONS

API Number	API Name	Description
0x80	BOOTLOADER_UNLOCK_FLASH	Allow changes to the FLASH memory
0x81	BOOTLOADER_WRITE_BLOCK	Write a page into the FLASH memory
0x82	BOOTLOADER_CRC_CHECK	Check the CRC of the user firmware
0x83-0xFE	RESERVED. Will be defined later.	
0xFF	API_ERROR	Value returned in the API field when a Read API Function Return Buffer command is issued and the API function called previously has generated an error.

### Bootloader Unlock Flash (BOOTLOADER\_UNLOCK\_FLASH)

API number: 0x80  
Input buffer size: TBD  
Output buffer size: 1

Buffer	Parameter	Length (bytes)	Description
Input buffer	TBD		
Return data buffer	ERROR_CODE	1	

### Bootloader Write Block (BOOTLOADER\_WRITE\_BLOCK)

API number: 0x81  
Input buffer size: 66  
Output buffer size: 1

Buffer	Parameter	Length (bytes)	Description
Input buffer	Block Number	2	Block index. The first block has an index of 0.
	Block Data	64	Data to be written to the FLASH page.
Return data buffer	ERROR_CODE	1	

### Bootloader CRC Check (BOOTLOADER\_CRC\_CHECK)

API number: 0x82  
Input buffer size: 0  
Output buffer size: 1

Buffer	Parameter	Length (bytes)	Description
Return data buffer	ERROR_CODE	1	

---

**API ERROR CODES**

Error Code	Error Code Name	Description
0x00	ERROR_GENERIC	Generic error.
0x01	ERROR_OK	Operation succeeded. This is not indicating an error.
0x02	ERROR_INVALID_CRC	CRC error.
0x03	ERROR_FLASH_UNLOCK_FAILED	FLASH unlocking has failed.
0x04	ERROR_API_NOT_IMPLEMENTED	The API number is not implemented.
0x05	ERROR_API_DATA_OVERFLOW	The API input buffer has been filled with more data than its length.
0x06	ERROR_API_INVALID_PARAMETERS	At least one of the API parameters is invalid.
0x07-0xFF	RESERVED. Will be defined later.	

## APPLICATION SCHEMATIC





Figure 1: TS81000 Application Schematic

## PACKAGE DIMENSIONS

20-lead ultra thin fine pitch quad flat no-lead package outline (3x3)




1. Drawing is not to scale.

20-lead ultra thin fine pitch quad flat no-lead package (3x3) mechanical data

Dim.	mm			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
D		3.000			0.1181	
E		3.000			0.1181	
A	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3		0.152			0.0060	
e		0.500			0.0197	
L1	0.500	0.550	0.600	0.0197	0.0217	0.0236
L2	0.300	0.350	0.400	0.0118	0.0138	0.0157
L3		0.150			0.0059	
L4		0.200			0.0079	
b	0.180	0.250	0.300	0.0071	0.0098	0.0118

## QFN PACKAGE TOP MARKING



Legend:		
Line 1 Marking:	<b>S033</b>	Internal part code
Line 2 Marking:	<b>SS</b>	Assembly site identifier
	<b>LL</b>	Lot trace code
Line 3 Marking:	<b>D</b>	Assembly year
	<b>WW</b>	Assembly week
	<b>Y</b>	Additional marking
	<b>o</b>	Pin 1 Identifier

## ORDERING INFORMATION

Device Part Number	Description
TS81000-5YA00104QFNR	5W Qi 5V/1A
TS81000-5YA00107QFNR	5W Qi + PMA 5V/1A
TS81000-2P800203QFNR	10W Qi 12V/0.8A
TS81000-2P800209QFNR	10W Qi + PMA 12V/0.8A
TS81000-5PB00202QFNR	10W Qi 5V/2A with buck
TS81000-5PB00406QFNR	10W Qi + PMA 5V/2A with buck
TS81000-2P800201QFNR	10W 12V/0.8A for Dell
TS81001-BDxxx105QFNR	5W Qi + PMA 1-cell Li-Ion direct charge
TS81001-BDxxx108QFNR	5W Qi + PMA 1-cell Li-Ion direct charge
TS81001-BDxxx410QFNR	10W Qi + PMA 1-cell Li-Ion direct charge
TS81000-CExxx411QFNR	10W Qi + PMA 2-cell Li-Ion direct charge

## ROHS AND REACH COMPLIANCE

Triune Systems is fully committed to environmental quality. All Triune Systems materials and suppliers are fully compliant with RoHS (European Union Directive 2011/65/EU), REACH SVHC Chemical Restrictions (EC 1907/2006), IPC-1752 Level 3 materials declarations, and their subsequent amendments. Triune Systems maintains certified laboratory reports for all product materials, from all suppliers, which show full compliance to restrictions on the following:

- Cadmium (Cd)
- Chlorofluorocarbons (CFCs)
- Chlorinate Hydrocarbons (CHCs)
- Halons (Halogen free)
- Hexavalent Chromium (CrVI)
- Hydrobromofluorocarbons (HBFCs)
- Hydrochlorofluorocarbons (HCFCs)
- Lead (Pb)
- Mercury (Hg)
- Perfluorocarbons (PFCs)
- Polybrominated biphenyls (PBB)
- Polybrominated Diphenyl Ethers (PBDEs)



---

**Legal Notices**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. "Typical" parameters which may be provided in Triune Systems data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for your application by your technical experts. TRIUNE SYSTEMS MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Triune Systems disclaims all liability arising from this information and its use. Triune System products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Triune Systems product could create a situation where personal injury or death may occur. Should the Buyer purchase or use Triune Systems products for any such unintended or unauthorized application, the Buyer shall indemnify and hold Triune Systems, and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Triune Systems was negligent regarding the design or manufacture of the part. No licenses are conveyed, implicitly or otherwise, under any Triune Systems intellectual property rights.

**Trademarks**

The Triune Systems® name and logo, MPPT-lite™, and nanoSmart® are trademarks of Triune Systems, LLC. in the U.S.A..

All other trademarks mentioned herein are property of their respective companies.

© 2013 Triune Systems, LLC. All Rights Reserved.