V-Series Transceiver PHY IP Core User Guide

UG-01080 2020.06.02 101 Innovation Drive San Jose, CA 95134 www.altera.com

Contents

 $TOC-3$

Introduction

$TOC-5$

 \overline{a}

Introduction TOC-7

Introduction

TOC-9

Introduction TOC-11

Introduction to the Protocol-Specific and Native Transceiver PHYs 1

The Arria V, Cyclone V, and Stratix V support three types of transceiver PHY implementations or customization.

The three types of transceiver PHY implementations are the following:

- Protocol-specific PHY
- Non-protocol-specific PHY
- Native transceiver PHY

The protocol-specific transceiver PHYs configure the PMA and PCS to implement a specific protocol. In contrast, the native PHY provides broad access to the low-level hardware, allowing you to configure the transceiver to meet your design requirements. Examples of protocol-specific PHYs include XAUI and Interlaken.

You must also include the reconfiguration and reset controllers when you implement a transceiver PHY in your design.

Protocol-Specific Transceiver PHYs

The protocol-specific transceiver PHYs configure many PCS to meet the requirements of a specific protocol, leaving fewer parameters for you to specify.

Altera offers the following protocol-specific transceiver PHYS:

- 1G/10 Gbps Ethernet
- 10GBASE-R
- Backplane Ethernet 10GBASE-KR PHY
- Interlaken
- PHY IP Core for PCI Express (PIPE)
- XAUI

These transceiver PHYs include an Avalon® Memory-Mapped (Avalon-MM) interface to access control and status registers and an Avalon Streaming (Avalon-ST) interface to connect to the MAC for data transfer.

The following figure illustrates the top level modules that comprise the protocol-specific transceiver PHY IP cores. As illustrated, the Altera Transceiver Reconfiguration Controller IP Core is instantiated separately.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

now part of Intel

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

Native Transceiver PHYs

Each device family, beginning with Series V devices offers a separate Native PHY IP core to provide lowlevel access to the hardware. There are separate IP Cores for Arria V, Arria V GZ, Cyclone V, and Stratix V devices.

The Native PHYs allow you to customize the transceiver settings to meet your requirements. You can also use the Native PHYs to dynamically reconfigure the PCS datapath. Depending on protocol mode selected, built-in rules validate the options you specify. The following figure illustrates the Stratix V Native PHY.

As shown, the Stratix V Native PHY connects to the separately instantiated Transceiver Reconfiguration Controller and Transceiver PHY Reset Controller.

Introduction to the Protocol-Specific and Native Transceiver PHYs Altera Corporation Altera Corporation

⁽¹⁾ PMA Direct mode is supported for Arria V GT, ST, and GZ devices, and for Stratix V GT devices only.

Related Information

- **[Analog Settings for Arria V Devices](#page-634-0)** on page 20-2
- **[Analog Settings for Arria V GZ Devices](#page-643-0)** on page 20-11
- **[Analog Settings for Cyclone V Devices](#page-658-0)** on page 20-26
- **[Analog Settings for Stratix V Devices](#page-667-0)** on page 20-35

Non-Protocol-Specific Transceiver PHYs

Non-protocol specific transceiver PHYs provide more flexible settings than the protocol-specific transceiver PHYs. They include the Custom PHY, Low Latency PHY, and Deterministic Latency PHY IP Cores.

These PHYs include an Avalon® Memory-Mapped (Avalon-MM) interface to access control and status registers and an Avalon Streaming (Avalon-ST) interface to connect to the MAC for data transfer.

Related Information

- **[Custom PHY IP Core](#page-251-0)** on page 10-1
- **[Deterministic Latency PHY IP Core](#page-306-0)** on page 12-1
- **[Low Latency PHY IP Core](#page-285-0)** on page 11-1

Transceiver PHY Modules

The following sections provide a brief introduction to the modules included in the transceiver PHYs.

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Introduction%20to%20the%20Protocol-Specific%20and%20Native%20Transceiver%20PHYs%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

The PCS implements part of the physical layer specification for networking protocols. Depending upon the protocol that you choose, the PCS may include many different functions. Some of the most commonly included functions are: 8B/10B, 64B/66B, or 64B/67B encoding and decoding, rate matching and clock compensation, scrambling and descrambling, word alignment, phase compensation, error monitoring, and gearbox.

PMA

The PMA receives and transmits differential serial data on the device external pins. The transmit (TX) channel supports programmable pre-emphasis and programmable output differential voltage (VOD). It converts parallel input data streams to serial data. The receive (RX) channel supports offset cancellation to correct for process variation and programmable equalization. It converts serial data to parallel data for processing in the PCS. The PMA also includes a clock data recovery (CDR) module with separate CDR logic for each RX channel.

Avalon-MM PHY Management Interface

You can use the Avalon-MM PHY Management module to read and write the control and status registers in the PCS and PMA for the protocol-specific transceiver PHY. The Avalon-MM PHY Management module includes both Avalon-MM master and slave ports and acts as a bridge. It transfers commands received from an embedded controller on its slave port to its master port. The Avalon-MM PHY management master interface connects the Avalon-MM slave ports of PCS and PMA registers and the Transceiver Reconfiguration module, allowing you to manage these Avalon-MM slave components through a simple, standard interface. (Refer to Transceiver PHY Top-Level Modules.)

Transceiver Reconfiguration Controller

Altera Transceiver Reconfiguration Controller dynamically reconfigures analog settings in Arria V, Cyclone V, and Stratix V devices.

Reconfiguration allows you to compensate for variations due to process, voltage, and temperature (PVT) in 28-nm devices. It is required for Arria V, Cyclone V, and Stratix V devices that include transceivers. For more information about the Transceiver Reconfiguration Controller, refer to Transceiver Reconfiguration Controller IP Core. The reset controller may be included in the transceiver PHY or may be a separately instantiated component as described in Transceiver PHY Reset Controller.

Related Information

[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0) on page 17-1

Resetting the Transceiver PHY

This section provides an overview of the embedded reset controller and the separately instantiated Transceiver PHY Reset Controller IP Core.

The embedded reset controller ensures reliable transceiver link initialization. The reset controller initial‐ izes both the TX and RX channels. You can disable the automatic reset controller in the Custom, Low Latency Transceiver, and Deterministic Latency PHYs. If you disable the embedded reset controller, the powerdown, analog and digital reset signals for both the TX and RX channels are top-level ports of the transceiver PHY. You can use these ports to design a custom reset sequence, or you can use the Alteraprovided Transceiver Reset Controller IP Core.

Introduction to the Protocol-Specific and Native Transceiver PHYs Altera Corporation Altera Corporation

1-6 Running a Simulation Testbench

The Transceiver PHY Reset Controller IP Core handles all reset sequencing of the transceiver to enable successful operation. Because the Transceiver PHY Reset Controller IP is available in clear text, you can also modify it to meet your requirements. For more information about the Transceiver PHY Reset Controller, refer to Transceiver Reconfiguration Controller IP Core.

To accommodate different reset requirements for different transceivers in your design, instantiate multiple instances of a PHY IP core. For example, if your design includes 20 channels of the Custom PHY IP core with 12 channels running a custom protocol using the automatic reset controller and 8 channels requiring manual control of RX reset, instantiate 2 instances of the Custom PHY IP core and customize one to use automatic mode and the other to use your own reset logic. For more information, refer to "Enable embedded reset control" in Custom PHY General Options.

For more information about reset control in Stratix V devices, refer to *Transceiver Reset Control in Stratix V Devices* in volume 3 of the *Stratix V Device Handbook*. For Stratix IV devices, refer to *Reset Control and Power Down* in volume 4 of the *Stratix IV Device Handbook*. For Arria V devices, refer to *Transceiver Reset Control and Power-Down in Arria V Devices*. For Cyclone V devices refer to *Transceiver Reset Control and Power Down in Cyclone V Devices*.

Related Information

- **[General Options Parameters](#page-253-0)** on page 10-3
- **[Transceiver PHY Reset Controller IP Core](#page-615-0)** on page 18-1
- **[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)**
- **[Reset Control and Power Down](http://www.altera.com/literature/hb/stratix-iv/stx4_siv52004.pdf)**
- **[Transceiver Reset Control and Power-Down in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53003.pdf)**
- **[Transceiver Reset Control and Power Down in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53003.pdf)**

Running a Simulation Testbench

When you generate your transceiver PHY IP core, the Intel® Quartus® Prime software generates the HDL files that define your parameterized IP core. In addition, the Intel Quartus Prime software generates an example Tcl script to compile and simulate your design in ModelSim.

Figure 1-3: Directory Structure for Generated Files

The following table describes the key files and directories for the parameterized transceiver PHY IP core and the simulation environment which are in clear text.

Introduction to the Protocol-Specific and Native Transceiver PHYs Altera Corporation

The Verilog and VHDL transceiver PHY IP cores have been tested with the following simulators:

- ModelSim SE
- Synopsys VCS MX
- Cadence NCSim

If you select VHDL for your transceiver PHY, only the wrapper generated by the Intel Quartus Prime software is in VHDL. All the underlying files are written in Verilog or System Verilog.

For more information about simulating with ModelSim, refer to the *Mentor Graphics ModelSim and QuestaSim Support* chapter of the *Intel Quartus Prime Handbook*.

The transceiver PHY IP cores do not support the NativeLink feature in the Intel Quartus Prime software.

Generating Custom Simulation Scripts for Multiple Transceiver PHYs with ip-make-simscript

Use the ip-make-simscript utility to generate simulation command scripts for multiple transceiver PHYs or Qsys systems. Specify all Simulation Package Descriptor files (**.spd**). The **.spd** files list the required simulation files for the corresponding IP core. The MegaWizard Plug-In Manager and Qsys generate the **.spd** files.

When you specify multiple **.spd** files, the ip-make-simscript utility generates a single simulation script containing all required simulation information. The default value of TOP_LEVEL_NAME is the

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Introduction%20to%20the%20Protocol-Specific%20and%20Native%20Transceiver%20PHYs%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

TOP_LEVEL_NAME defined in the IP core or Qsys **.spd** file. If this is not the top-level instance in your design, specify the top-level instance of your testbench or design.

You can set appropriate variables in the script or edit the variable assignments directly in the script. If the simulation script is a Tcl file that can be sourced in the simulator, set the variables before sourcing the script. If the simulation script is a shell script, pass in the variables as command-line arguments to shell script.

To run ip-make-simscript , type the following at the command prompt:

<ACDS installation path>\quartus\sopc_builder\bin\ip-make-simscript

The following tables lists some of the options available with this utility.

To learn about all options for the ip-make-simscript , type the following at the command prompt:

<ACDS installation path>\quartus\sopc_builder\bin\ip-make-simscript --help

Related Information

- **[Mentor Graphics ModelSim Support](https://documentation.altera.com/#/link/mwh1410385117325/mwh1410383443743/en-us)**
- **[Simulating Altera Designs](https://documentation.altera.com/#/link/mwh1410385117325/mwh1410383407761/en-us)**

Unsupported Features

The protocol-specific and native transceiver PHYs are not supported in Qsys in the current release.

Introduction to the Protocol-Specific and Native Transceiver PHYs Altera Corporation Altera Corporation

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Getting%20Started%20Overview&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

2020.06.02

This chapter provides a general overview of the Altera IP core design flow to help you quickly get started with any Altera IP core.

The Altera IP Library is installed as part of the Intel Quartus Prime installation process. You can select and parameterize any Altera IP core from the library. Altera provides an integrated parameter editor that allows you to customize IP cores to support a wide variety of applications. The parameter editor guides you through the setting of parameter values and selection of optional ports. The following sections describe the general design flow and use of Altera IP cores.

Installation and Licensing of IP Cores

The Altera IP Library is distributed with the Intel Quartus Prime software and downloadable from the Altera website.

The following figure shows the directory structure after you install an Altera IP core, where <*path*> is the installation directory. The default installation directory on Windows is **C:\altera\<version number>**; on Linux it is **/opt/altera<version number>**.

Figure 2-1: IP Core Directory Structure

You can evaluate an IP core in simulation and in hardware until you are satisfied with its functionality and performance. Some IP cores require that you purchase a license for the IP core when you want to take your design to production. After you purchase a license for an Altera IP core, you can request a license file from

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

2-2 Design Flows

the Altera Licensing page of the Altera website and install the license on your computer. For additional information, refer to *Altera Software Installation and Licensing*.

Related Information

- **[Altera](http://www.altera.com)**
- **[Altera Licensing](http://www.altera.com/licensing)**
- **[Altera Software Installation and Licensing](http://www.altera.com/literature/manual/quartus_install.pdf)**

Design Flows

This section describes how to parameterize Altera IP cores.

You can use the following flow(s) to parameterize Altera IP cores:

Figure 2-2: Design Flows

(2)

 $\,^{\textrm{\tiny{(2)}}}$ Altera IP cores may or may not support the Qsys and SOPC Builder design flows.

The MegaWizard Plug-In Manager flow offers the following advantages:

- Allows you to parameterize an IP core variant and instantiate into an existing design
- For some IP cores, this flow generates a complete example design and testbench

MegaWizard Plug-In Manager Flow

This section describes how to specify parameters and simulate your IP core with the MegaWizard Plug-In Manager.

The MegaWizard™ Plug-In Manager flow allows you to customize your IP core and manually integrate the function into your design.

Specifying Parameters

To specify IP core parameters, follow these steps:

- **1.** Create a Intel Quartus Prime project using the **New Project Wizard** available from the File menu.
- **2.** In the Intel Quartus Prime software, launch the **IP Catalog**.
- **3.** You can select the IP core for your protocol implementation from the **IP Catalog**.
- **4.** Specify the parameters on the **Parameter Settings** pages. For detailed explanations of these parameters, refer to the "*Parameter Settings*" chapter in this document or the "*Documentation*" button in the MegaWizard parameter editor.
	- **Note:** Some IP cores provide preset parameters for specific applications. If you wish to use preset parameters, click the arrow to expand the **Presets** list, select the desired preset, and then click **Apply**. To modify preset settings, in a text editor modify the **<installation directory>/ip/altera/ alt_mem_if_interfaces/alt_mem_if_<memory_protocol>_emif/ alt_mem_if_<memory_protocol>_mem_model.qprs** file.
- **5.** If the IP core provides a simulation model, specify appropriate options in the wizard to generate a simulation model.
	- **Note:** Altera IP supports a variety of simulation models, including simulation-specific IP functional simulation models and encrypted RTL models, and plain text RTL models. These are all cycle-accurate models. The models allow for fast functional simulation of your IP core instance using industry-standard VHDL or Verilog HDL simulators. For some cores, only the plain text RTL model is generated, and you can simulate that model.
		- For more information about functional simulation models for Altera IP cores, refer to *Simulating Altera Designs* in volume 3 of the *Intel Quartus Prime Handbook*.

Caution: Use the simulation models only for simulation and not for synthesis or any other purposes. Using these models for synthesis creates a nonfunctional design.

- **6.** If the parameter editor includes **EDA** and **Summary** tabs, follow these steps:
	- **a.** Some third-party synthesis tools can use a netlist that contains the structure of an IP core but no detailed logic to optimize timing and performance of the design containing it. To use this feature if your synthesis tool and IP core support it, turn on **Generate netlist**.
	- **b.** On the **Summary** tab, if available, select the files you want to generate. A gray checkmark indicates a file that is automatically generated. All other files are optional.

Getting Started Overview Altera Corporation

- **Note:** If file selection is supported for your IP core, after you generate the core, a generation report (**<variation name>.html**)appears in your project directory. This file contains information about the generated files.
- **7.** Click the **Finish** button, the parameter editor generates the top-level HDL code for your IP core, and a simulation directory which includes files for simulation.
	- **Note:** The **Finish** button may be unavailable until all parameterization errors listed in the messages window are corrected.
- **8.** Click **Yes** if you are prompted to add the Intel Quartus Prime IP File (**.qip**) to the current Intel Quartus Prime project. You can also turn on **Automatically add Intel Quartus Prime IP Files to all projects.**

You can now integrate your custom IP core instance in your design, simulate, and compile. While integrating your IP core instance into your design, you must make appropriate pin assignments. You can create a virtual pin to avoid making specific pin assignments for top-level signals while you are simulating and not ready to map the design to hardware.

For some IP cores, the generation process also creates complete example designs. An example design for hardware testing is located in the \lt **variation name > example design/example project/** directory. An example design for RTL simulation is located in the **< variation_name > _example_design/simulation/** directory.

Note: For information about the Intel Quartus Prime software, including virtual pins, refer to Intel Quartus Prime Help.

Related Information

- **[Simulating Altera Designs](http://www.altera.com/literature/hb/qts/quartusii_handbook.pdf)**
- **[Intel Quartus Prime Help](http://quartushelp.altera.com/current/master.htm#mergedProjects/quartus/gl_quartus_welcome.htm)**

Simulate the IP Core

This section describes how to simulate your IP core.

You can simulate your IP core variation with the functional simulation model and the testbench or example design generated with your IP core. The functional simulation model and testbench files are generated in a project subdirectory. This directory may also include scripts to compile and run the testbench.

For a complete list of models or libraries required to simulate your IP core, refer to the scripts provided with the testbench.

For more information about simulating Altera IP cores, refer to *Simulating Altera Designs* in volume 3 of the *Intel Quartus Prime Handbook*.

Related Information [Simulating Altera Designs](http://www.altera.com/literature/hb/qts/quartusii_handbook.pdf)

Altera Corporation Getting Started Overview

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Getting%20Started%20Overview%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

10GBASE-R PHY IP Core 3

2020.06.02

The Altera 10GBASE-R PHY IP Core implements the functionality described in *IEEE Standard 802.3 Clause 45.*

It delivers serialized data to an optical module that drives optical fiber at a line rate of 10.3125 gigabits per second (Gbps). In a multi-channel implementation of 10GBASE-R, each channel of the 10GBASE-R PHY IP Core operates independently. Both the PCS and PMA of the 10GBASE-R PHY are implemented as hard IP blocks in Stratix V devices, saving FPGA resources.

Figure 3-1: 10GBASE-R PHY with Hard PCS with PMA in Stratix V Devices

- **Note:** For a 10-Gbps Ethernet solution that includes both the Ethernet MAC and the 10GBASE-R PHY, refer to the *10-Gbps Ethernet MAC MegaCore Function User Guide*.
- **Note:** For more detailed information about the 10GBASE-R transceiver channel datapath, clocking, and channel placement, refer to the "*10GBASE-R*" section in the *Transceiver Configurations in Stratix V Devices* chapter of the *Stratix V Device Handbook*.

The following figure illustrates a multiple 10 GbE channel IP core in a Stratix IV GT device. To achieve higher bandwidths, you can instantiate multiple channels. The PCS is available in soft logic for Stratix IV GT devices; it connects to a separately instantiated hard PMA. The PCS connects to an Ethernet MAC via single data rate (SDR) XGMII running at 156.25 megabits per second (Mbps) and transmits data to a 10 Gbps transceiver PMA running at 10.3125 Gbps in a Stratix IV GT device.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

3-2 10GBASE-R PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%2010GBASE-R%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

To make the most effective use of this soft PCS and PMA configuration for Stratix IV GT devices, you can group up to four channels in a single quad and control their functionality using one Avalon-MM PHY management bridge, transceiver reconfiguration module, and low controller. As this figure illustrates, the Avalon-MM bridge Avalon-MM master port connects to the Avalon-MM slave port of the transceiver reconfiguration and low latency controller modules so that you can update analog settings using the standard Avalon-MM interface.

Note: This configuration does not require that all four channels in a quad run the 10GBASE-R protocol.

Figure 3-2: Complete 10GBASE-R PHY Design in Stratix IV GT Device

The following figures illustrate the 10GBASE-R in Arria V GT, Arria V GZ, and Stratix V GX devices.

10GBASE-R PHY IP Core Altera Corporation

Figure 3-4: 10GBASE-R PHY IP Core In Arria V GZ Devices

Altera Corporation 10GBASE-R PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%2010GBASE-R%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Figure 3-5: 10GBASE-R PHY IP Core In Stratix V Devices

The following table lists the latency through the PCS and PMA for Arria V GT devices with a 66-bit PMA. The FPGA fabric to PCS interface is 64 bits wide. The frequency of the parallel clock is 156.25 MHz which is line rate (10.3125 Gpbs)/interface width (64).

Table 3-1: Latency for TX and RX PCS and PMA Arria V Devices

The following table lists the latency through the PCS and PMA for Stratix V devices with a 40-bit PMA. The FPGA fabric to PCS interface is 64 bits wide. The frequency of the parallel clock is 156.25 MHz which is line rate (10.3125 Gbps)/interface width (64).

Table 3-2: Latency for TX and RX PCS and PMA Stratix V Devices

Related Information

- **[IEEE 802.3 Clause 49](http://www.ieee802.org/3/)**
- **[10-Gbps Ethernet MAC MegaCore Function User Guide](http://www.altera.com/literature/ug/10Gbps_MAC.pdf)**
- **[Transceiver Configurations in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52005.pdf)**

10GBASE-R PHY Release Information

Release information for the IP core.

Table 3-3: 10GBASE-R Release Information

10GBASE-R PHY Device Family Support

Device support for the IP core.

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- *Final support*—Verified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.

⁽³⁾ No ordering codes or license files are required for Stratix V devices.

Table 3-4: Device Family Support

Note: For speed grade information, refer to "Transceiver Performance Specifications" in the *DC and Switching Characteristics* chapter in the *Stratix IV Handbook* for Stratix IV devices or *Stratix V Device Datasheet*.

Related Information

- **[DC and Switching Characteristics](http://www.altera.com/literature/hb/stratix-iv/stx4_siv54001.pdf)**
- **[Stratix V Device Datasheet.](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**

10GBASE-R PHY Performance and Resource Utilization for Stratix IV Devices

Because the 10GBASE-R PHY is implemented in hard logic it uses less than 1% of the available ALMs, memory, primary and secondary logic registers. The following table lists the typical expected device resource utilization for duplex channels using the current version of the Intel Quartus Prime software targeting a Stratix IV GT device. The numbers of combinational ALUTs, logic registers, and memory bits are rounded to the nearest 100.

10GBASE-R PHY Performance and Resource Utilization for Arria V GT Devices

The following table lists the resource utilization when targeting an Arria V (5AGTFD7K3F4015) device. Resource utilization numbers reflect changes to the resource utilization reporting starting in the Quartus II software v12.1 release for 28 nm device families and upcoming device families. The numbers of ALMs and logic registers are rounded up to the nearest 100.

10GBASE-R PHY IP Core Altera Corporation

- **3-8 10GBASE-R PHY Performance and Resource Utilization for Arria V GZ and Stratix V Devices**
	- **Note:** For information about Intel Quartus Prime resource utilization reporting, refer to Fitter Resources Reports in the Intel Quartus Prime Help.

Related Information

[Fitter Resources Reports](http://quartushelp.altera.com/current/master.htm#mergedProjects/report/rpt/rpt_file_resource_usage.htm)

10GBASE-R PHY Performance and Resource Utilization for Arria V GZ and Stratix V Devices

Because the 10GBASE-R PHY is implemented in hard logic in Arria V GZ and Stratix V devices, it uses less than 1% of the available ALMs, memory, primary and secondary logic registers.

The following table lists the total latency for an Ethernet packet with a 9600 byte payload and an interpacket gap of 12 characters. The latency includes the number of cycles to transmit the payload from the TX XGMII interface, through the TX PCS and PMA, looping back through the RX PMA and PCS to the RX XGMII interface. (*Stratix V Clock Generation and Distribution* illustrates this datapath.)

Table 3-7: Latency

Note: If latency is critical, Altera recommends designing your own soft 10GBASE-R PCS and connecting to the *Low Latency PHY IP Core*.

Parameterizing the 10GBASE-R PHY

The 10GBASE-R PHY IP Core is available for the **Arria V**, **Arria V GZ**, **Stratix IV**, or **Stratix V** device families. Complete the following steps to configure the 10GBASE-R PHY IP Core:

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Ethernet** > select **10GBASE-R PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Refer to the following topics to learn more about the parameters:
	- **a. [General Option Parameters](#page-32-0)** on page 3-9
	- **b. [Analog Parameters for Stratix IV Devices](#page-35-0)** on page 3-12
- **5.** Click **Finish** to generate your parameterized 10GBASE-R PHY IP Core.

Altera Corporation 10GBASE-R PHY IP Core

General Option Parameters

This section describes general parameters.

This section describes the 10GBASE-R PHY parameters, which you can set using the MegaWizard Plug-In Manager.

Table 3-8: General Options

Altera Corporation 10GBASE-R PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%2010GBASE-R%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Example 3-1: Changing the Default Logical Channel 0 Channel Assignments in Stratix V Devices for ×6 or ×N Bonding

This example shows how to change the default logical channel 0 assignment in Stratix V devices by redefining the pma_bonding_master parameter using the Intel Quartus Prime Assignment Editor. In this example, the pma_bonding_master was originally assigned to physical channel 1. (The original assignment could also have been to physical channel 4.) The to parameter reassigns the

10GBASE-R PHY IP Core Altera Corporation

3-12 Analog Parameters for Stratix IV Devices

pma_bonding_master to the 10GBASE-R instance name. You must substitute the instance name from your design for the instance name shown in quotation marks.

set_parameter -name pma_bonding_master "\"1\"" -to "<PHY IP instance name>"

Related Information

- **[Transceiver PHY Reset Controller IP Core](#page-615-0)** on page 18-1
- **[1588 Delay Requirements](#page-52-0)** on page 3-29
- **[Arria V GZ Device Datasheet](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)**

Analog Parameters for Stratix IV Devices

For Stratix IV devices, you specify analog options on the **Analog Options** tab.

Table 3-9: PMA Analog Options for Stratix IV Devices

Altera Corporation 10GBASE-R PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%2010GBASE-R%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Analog Parameters for Arria V, Arria V GZ, and Stratix V Devices

Click on the appropriate links to review the analog parameters for these devices.

Related Information

- **[Analog Settings for Arria V Devices](#page-634-0)** on page 20-2
- **[Analog Settings for Arria V GZ Devices](#page-643-0)** on page 20-11
- **[Analog Settings for Stratix V Devices](#page-667-0)** on page 20-35

10GBASE-R PHY Interfaces

This section describes the 10GBASE-R PHY interfaces.

The following figure illustrates the top-level signals of the 10BASE-R PHY; <*n*> is the channel number.

Figure 3-6: 10GBASE-R PHY Top-Level Signals

Note: The **block diagram** shown in the GUI labels the external pins with the interface type and places the interface name inside the box. The interface type and name are used in the Hardware Component Description File (**_hw.tcl**). If you turn on **Show signals**, the **block diagram** displays all top-level signal names.

For more information about **_hw.tcl** files refer to refer to the *Component Interface Tcl Reference* chapter in volume 1 of the *Intel Quartus Prime Handbook*.

Related Information

[Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)

10GBASE-R PHY Data Interfaces

This section describes the 10GBASE-R PHY data interfaces.

The TX signals are driven from the MAC to the PCS. The RX signals are driven from the PCS to the MAC.

Table 3-10: SDR XGMII TX Inputs

Table 3-11: Mapping from XGMII TX Bus to XGMII SDR Bus

Altera Corporation 10GBASE-R PHY IP Core

Table 3-12: Mapping from XGMII RX Bus to the XGMII SDR Bus

10GBASE-R PHY Status, 1588, and PLL Reference Clock Interfaces

This section describes the 10GBASE-R PHY status, 1588, and PLL reference clock interfaces.

Optional Reset Control and Status Interface

This topic describes the signals in the optional reset control and status interface. These signals are available if you do not enable the embedded reset controller.

Altera Corporation 10GBASE-R PHY IP Core

Related Information

- **[Timing Constraints for Bonded PCS and PMA Channels](#page-625-0)** on page 18-11
- **[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)**
- **[Transceiver Reset Control in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53003.pdf)**
- **[Transceiver Reset Control in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53003.pdf)**

10GBASE-R PHY Clocks for Arria V GT Devices

The following figure illustrates Arria V GT clock generation and distribution.

10GBASE-R PHY IP Core Altera Corporation

Figure 3-7: Arria V GT Clock Generation and Distribution

10GBASE-R PHY Clocks for Arria V GZ Devices

The following figure illustrates clock generation and distribution for Arria V GZ devices.

Altera Corporation 10GBASE-R PHY IP Core

10GBASE-R PHY Clocks for Stratix IV Devices

The phy_mgmt_clk_reset signal is the global reset that resets the entire PHY. A positive edge on this signal triggers a reset.

Refer to the *Reset Control and Power Down* chapter in volume 2 of the *Stratix IV Device Handbook* for additional information about reset sequences in Stratix IV devices.

The PCS runs at 257.8125 MHz using the pma_rx_clock provided by the PMA. You must provide the PMA an input reference clock running at 644.53725 MHz to generate the 257.8125 MHz clock.

10GBASE-R PHY IP Core Altera Corporation

Figure 3-9: Stratix IV Clock Generation and Distribution

Related Information [Reset Control and Power Down](http://www.altera.com/literature/hb/stratix-iv/stx4_siv52004.pdf)

10GBASE-R PHY Clocks for Stratix V Devices

The following figure illustrates clock generation and distribution in Stratix V devices.

Altera Corporation 10GBASE-R PHY IP Core

Figure 3-10: Stratix V Clock Generation and Distribution

To ensure proper functioning of the PCS, the maximum PPM difference between the $p11_ref_clk$ and xgmii_tx_clk clock inputs is 0 PPM. The FIFO in the RX PCS can compensate ±100 PPM between the RX PMA clock and xgmii_rx_clk. You should use xgmii_rx_clk to drive xgmii_tx_clk. The CDR logic recovers 257.8125 MHz clock from the incoming data.

10GBASE-R PHY Register Interface and Register Descriptions

The Avalon-MM PHY management interface provides access to the 10GBASER-R PHY PCS and PMA registers. You can use an embedded controller acting as an Avalon-MM master to send read and write commands to this Avalon-MM slave interface.

Table 3-15: Avalon-MM PHY Management Interface

Refer to the "*Typical Slave Read and Write Transfers*" and "*Master Transfers*" sections in the "*Avalon Memory-Mapped Interfaces*" chapter of the *Avalon Interface Specifications* for timing diagrams.

The following table specifies the registers that you can access over the Avalon-MM PHY management interface using word addresses and a 32-bit embedded processor. A single address space provides access to all registers.

Note: Writing to reserved or undefined register addresses may have undefined side effects.

Table 3-16: 10GBASE-R Register Descriptions

Altera Corporation 10GBASE-R PHY IP Core

10GBASE-R PHY IP Core Altera Corporation

Altera Corporation 10GBASE-R PHY IP Core

Related Information

- **[Loopback Modes](#page-612-0)** on page 17-59
- **[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)**

10GBASE-R PHY IP Core Altera Corporation

10GBASE-R PHY Dynamic Reconfiguration for Stratix IV Devices

The 10GBASE-R PHY includes additional top-level signals when configured with an external modules for PMA control and dynamic reconfiguration.

You enable this configuration by turning on **Use external PMA control and reconfig** available for Stratix IV GT devices.

10GBASE-R PHY Dynamic Reconfiguration for Arria V and Stratix V Devices

For Arria V and Stratix V devices, each channel and each TX PLL have separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The example below shows the messages for a single duplex channel.

Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the number of reconfiguration interfaces by merging reconfiguration interfaces. The synthesized design typically includes a reconfiguration interface for at least three channels because three channels share an Avalon-MM slave interface which connects to the Transceiver Reconfiguration Controller IP Core. Conversely, you cannot connect the three channels that share an Avalon-MM interface to different Transceiver Reconfiguration Controllers. Doing so causes a Fitter error. For more information, refer to **[Transceiver Reconfiguration](#page-610-0) [Controller to PHY IP Connectivity](#page-610-0)** on page 17-57. Allowing the Intel Quartus Prime software to merge reconfiguration interfaces gives the Fitter more flexibility in placing transceiver channels.

Altera Corporation 10GBASE-R PHY IP Core

Example 3-2: Informational Messages for the Transceiver Reconfiguration Interface

Reconfiguration interface offset 0 is connected to the transceiver channel. PHY IP will require 2 reconfiguration interfaces for connection to the external reconfiguration controller. Reconfiguration interface offset 0 is connected to the transceiver channel. Reconfiguration interface offset 1 is connected to the transmit PLL.

The following table describes the signals in the reconfiguration interface; this interface uses the Avalon-MM PHY Management interface clock.

Table 3-18: Reconfiguration Interface

1588 Delay Requirements

The 1588 protocol requires symmetric delays or known asymmetric delays for all external connections.

In calculating the delays for all external connections, you must consider the delay contributions of the following elements:

- The PCB traces
- The backplane traces
- The delay through connectors
- The delay through cables

Accurate calculation of the channel-to-channel delay is important in ensuring the overall system accuracy.

10GBASE-R PHY TimeQuest Timing Constraints

The timing constraints for Stratix IV GT designs are in **alt_10gbaser_phy.sdc**. If your design does not meet timing with these constraints, use LogicLock™ for the alt_10gbaser_pcs block. You can also apply LogicLock to the alt_10gbaser_pcs and slightly expand the lock region to meet timing.

The following example provides the Synopsys Design Constraints file (**.sdc**) timing constraints for the 10GBASE-R IP Core when implemented in a Stratix IV device. To pass timing analysis, you must decouple the clocks in different time domains. Be sure to verify the each clock domain is correctly buffered in the

10GBASE-R PHY IP Core Altera Corporation

3-30 10GBASE-R PHY TimeQuest Timing Constraints

top level of your design. You can find the **.sdc** file in your top-level working directory. This is the same directory that includes your top-level **.v** or **.vhd** file.

Example 3-3: Synopsys Design Constraints for Clocks

```
#**************************************************************
# Timing Information
#**************************************************************
set time format -unit ns -decimal places 3
#**************************************************************
# Create Clocks
#**************************************************************
create_clock -name {xgmii_tx_clk} -period 6.400 -waveform { 0.000 3.200 } 
[get_ports {xgmii_tx_clk}]
create_clock -name {phy_mgmt_clk} -period 20.00 -waveform { 0.000 10.000 } 
[get_ports {phy_mgmt_clk}]
create_clock -name {pll_ref_clk} -period 1.552 -waveform { 0.000 0.776 } 
[get_ports {ref_clk}]
#derive_pll_clocks
derive_pll_clocks -create_base_clocks
#derive_clocks -period "1.0"
# Create Generated Clocks<br>#************************
                            ************************************
create_generated_clock -name pll_mac_clk -source [get_pins -compati-
bility_mode {*altpll_component|auto_generated|pll1|clk[0]}] 
create_generated_clock -name pma_tx_clk -source [get_pins -compati-
bility mode {*siv_alt_pma|pma_direct|auto_generated|transmit_pcs0|clkout}]
**************************************************************
## Set Clock Latency
#**************************************************************
#**************************************************************
# Set Clock Uncertainty
#**************************************************************
#**************************************************************
derive_clock_uncertainty
set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|
receive_pcs*|clkout}] -to pll_ref_clk -setup 0.1
set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_direct|
auto_generated|transmit_pcs0|clkout}] -to pll_ref_clk -setup 0.08
set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_ch*.pma_direct|
receive_pcs*|clkout}] -to pll_ref_clk -hold 0.1
set_clock_uncertainty -from [get_clocks {*siv_alt_pma|pma_direct|
auto_generated|transmit_pcs0|clkout}] -to pll_ref_clk -hold 0.08
#**************************************************************
# Set Input Delay
#**************************************************************
#**************************************************************
# Set Output Delay
#**************************************************************# Set Clock 
Groups
#**************************************************************
set_clock_groups -exclusive -group phy_mgmt_clk -group xgmii_tx_clk -group 
[get_clocks {*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}] -group 
[get_clocks {*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout}] -group 
[get_clocks {*pll_siv_xgmii_clk|altpll_component|auto_generated|pll1|
clk[0]}] 
##**************************************************************
# Set False Path<br>#***************
                #**************************************************************
set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|rx_pma_rstn} -to 
[get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} 
{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} {*pll_siv_xgmii_clk|
altpll_component|auto_generated|pll1|clk[0]} phy_mgmt_clk xgmii_tx_clk}]
set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|rx_usr_rstn} -to 
[get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout}
```
Altera Corporation 10GBASE-R PHY IP Core


```
{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*pll_siv_xgmii_clk|
altpll_component|auto_generated|pll1|clk[0]} phy_mgmt_clk xgmii_tx_clk}]
set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|tx_pma_rstn} -to 
[get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} 
{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*pll_siv_xgmii_clk|
altpll_component|auto_generated|pll1|clk[0]} phy_mgmt_clk xgmii_tx_clk}]
set_false_path -from {*siv_10gbaser_xcvr*clk_reset_ctrl|tx_usr_rstn} -to 
[get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} 
{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*pll_siv_xgmii_clk|
altpll_component|auto_generated|pll1|clk[0]} phy_mgmt_clk xgmii_tx_clk}]
set_false_path -from {*siv_10gbaser_xcvr*rx_analog_rst_lego|rinit} -to 
[get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} 
{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*pll_siv_xgmii_clk|
altpll_component|auto_generated|pll1|clk[0]} phy_mgmt_clk xgmii_tx_clk}]
set_false_path -from {*siv_10gbaser_xcvr*rx_digital_rst_lego|rinit} -to 
[get_clocks {{*siv_alt_pma|pma_ch*.pma_direct|receive_pcs*|clkout} 
{*siv_alt_pma|pma_ch*.pma_direct|transmit_pcs*|clkout} {*pll_siv_xgmii_clk|
altpll_component|auto_generated|pll1|clk[0]} phy_mgmt_clk xgmii_tx_clk}]
#**************************************************************
# Set Multicycle Paths
#**************************************************************
**************************************************************
# Set Maximum Delay
#**************************************************************
#**************************************************************
# Set Minimum Delay
#**************************************************************
#**************************************************************
# Set Input Transition
#**************************************************************
```
- **Note:** This **.sdc** file is only applicable to the 10GBASE-R PHY IP Core when compiled in isolation. You can use it as a reference to help in creating your own **.sdc** file.
- **Note:** For Arria V and Stratix V devices, timing constraints are built into the HDL code.
- **Note:** The SDC timing constraints and approaches to identify false paths listed for Stratix V Native PHY IP apply to all other transceiver PHYs listed in this user guide. Refer to *SDC Timing Constraints of Stratix V Native PHY* for details.

Related Information

• **[SDC Timing Constraints of Stratix V Native PHY](#page-405-0)** on page 13-72

This section describes SDC examples and approaches to identify false timing paths.

• **[About LogicLock Regions](http://quartushelp.altera.com/10.1/master.htm#mergedProjects/quartus/gl_quartus_welcome.htm)**

10GBASE-R PHY Simulation Files and Example Testbench

Refer to Running a Simulation Testbench for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your 10GBASE-R PHY IP Core.

Related Information

[Running a Simulation Testbench](#page-16-0) on page 1-6

10GBASE-R PHY IP Core Altera Corporation

Backplane Ethernet 10GBASE-KR PHY IP Core 4

The Backplane Ethernet 10GBASE-KR PHY MegaCore® function is available for Stratix® V and Arria V GZ devices.

This transceiver PHY allows you to instantiate both the hard Standard PCS and the higher performance hard 10G PCS and hard PMA for a single Backplane Ethernet channel. It implements the functionality described in the *IEEE Std 802.3ap-2007 Standard*. Because each instance of the 10GBASE-KR PHY IP Core supports a single channel, you can create multi-channel designs by instantiating more than one instance of the core. The following figure shows the 10GBASE-KR transceiver PHY and additional blocks that are required to implement this core in your design.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

now part of Intel

*Other names and brands may be claimed as the property of others.

Figure 4-1: 10GBASE-KR PHY MegaCore Function and Supporting Blocks

The Backplane Ethernet 10GBASE-KR PHY IP Core includes the following new modules to enable operation over a backplane:

- Link Training (LT)— The LT mechanism allows the 10GBASE-KR PHY to automatically configure the link-partner TX PMDs for the lowest Bit Error Rate (BER). LT is defined in Clause 72 of IEEE Std 802.3ap-2007.
- Auto negotiation (AN)—The Altera 10GBASE-KR PHY IP Core can auto-negotiate between 1000BASE-KX (1GbE) and 10GBASE-KR (10GbE) PHY types. The AN function is mandatory for Backplane Ethernet. It is defined in Clause 73 of the IEEE Std 802.3ap-2007.
- Forward Error Correction—Forward Error Correction (FEC) function is an optional feature defined in *Clause 74* of *IEEE 802.3ap-2007*. It provides an error detection and correction mechanism allowing noisy channels to achieve the Ethernet-mandated Bit Error Rate (BER) of 10^{-12} .

Related Information

[IEEE Std 802.3ap-2007 Standard](http://www.ieee802.org/3/)

10GBASE-KR PHY Release Information

Table 4-1: 10GBASE-KR PHY Release Information

Device Family Support

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- *Final support*—Verified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.

Table 4-2: Device Family Support

Altera verifies that the current version of the Intel Quartus Prime software compiles the previous version of each IP core. Any exceptions to this verification are reported in the **[MegaCore IP Library Release](http://www.altera.com/literature/rn/rn_ip.pdf) [Notes and Errata](http://www.altera.com/literature/rn/rn_ip.pdf)**. Altera does not verify compilation with IP core versions older than the previous release.

Note: For speed grade information, refer to *DC and Switching Characteristics for Stratix V Devices* in the *Stratix V Device Datasheet*.

Related Information

[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)

10GBASE-KR PHY Performance and Resource Utilization

This topic provides performance and resource utilization for the IP core in Arria V GZ and Stratix V devices.

Backplane Ethernet 10GBASE-KR PHY IP Core Altera Corporation

4-4 Parameterizing the 10GBASE-KR PHY

The following table shows the typical expected resource utilization for selected configurations using the current version of the Intel Quartus Prime software targeting a Stratix V GT (5SGTMC7K2F40C2) device. The numbers of ALMs and logic registers are rounded up to the nearest 100. Resource utilization numbers reflect changes to the resource utilization reporting starting in the Quartus II software v14.1 release for 28 nm device families and upcoming device families.

Table 4-3: 10GBASE-KR PHY Performance and Resource Utilization

Parameterizing the 10GBASE-KR PHY

The10GBASE-KR PHY IP Core is available for the **Arria V GZ** and **Stratix V** device families. The IP variant allows you specify either the **Backplane-KR** or **1Gb/10Gb Ethernet** variant. When you select the **Backplane-KR** variant, the **Link Training (LT)** and **Auto Negotiation (AN)** tabs appear. The **1Gb/10Gb Ethernet** variant (1G/10GbE) does not implement LT and AN parameters.

Complete the following steps to configure the 10GBASE-KR PHY IP Core:

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Ethernet**, select **10GBASE-KR PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Specify 10GBASE-KR parameters. Refer to the topics listed as Related Links to understand 10GBASE-KR parameters.
- **5.** Click **Finish** to generate your parameterized 10GBASE-KR PHY IP Core.

Related Information

• **[10GBASE-KR Link Training Parameters](#page-59-0)** on page 4-5

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

- • **[10GBASE-KR Auto-Negotiation and Link Training Parameters](#page-60-0)** on page 4-6
- **[10GBASE-R Parameters](#page-61-0)** on page 4-7
- **[1GbE Parameters](#page-62-0)** on page 4-8
- **[Speed Detection Parameters](#page-63-0)** on page 4-9
- **[PHY Analog Parameters](#page-64-0)** on page 4-10

10GBASE-KR Link Training Parameters

The 10GBASE-KR variant provides parameters to customize the Link Training parameters.

Table 4-4: Link Training Settings

10GBASE-KR Auto-Negotiation and Link Training Parameters

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

10GBASE-R Parameters

The 10GBASE-R parameters specify basic features of the 10GBASE-R PCS. The FEC options allow you to specify the FEC ability.

Table 4-6: 10GBASE-R Parameters

I

4-8 1GbE Parameters

Table 4-7: FEC Options

Related Information [Analog Parameters Set Using QSF Assignments](#page-633-0) on page 20-1

1GbE Parameters

The 1GbE parameters allow you to specify options for the 1GbE mode.

Table 4-8: 1Gb Ethernet Parameters

Related Information

[1588 Delay Requirements](#page-52-0) on page 3-29

Speed Detection Parameters

Selecting the speed detection option gives the PHY the ability to detect to link partners that support 1G/ 10GbE but have disabled Auto-Negotiation. During Auto-Negotiation, if AN cannot detect Differential Manchester Encoding (DME) pages from a link partner, the Sequencer reconfigures to 1GbE and 10GbE modes (Speed/Parallel detection) until it detects a valid 1G or 10GbE pattern.

Table 4-9: Speed Detection

Backplane Ethernet 10GBASE-KR PHY IP Core Altera Corporation

PHY Analog Parameters

You can specify analog parameters using the Intel Quartus Prime Assignment Editor, the Pin Planner, or the Intel Quartus Prime Settings File (**.qsf**).

Related Information

- **[Analog Settings for Arria V GZ Devices](#page-643-0)** on page 20-11
- **[Analog PCB Settings for Stratix V Devices](#page-667-0)** on page 20-35

10GBASE-KR PHY IP Core Functional Description

This topic provides high-level block diagram of the 10GBASE-KR hardware.

The following figure shows the 10GBASE-KR PHY IP Core and the supporting modules required for integration into your system. In this figure, the colors have the following meanings:

- Green-Altera- Cores available Intel Quartus Prime IP Library, including the 1G/10Gb Ethernet MAC, the Reset Controller, and Transceiver Reconfiguration Controller.
- Orange-Arbitration Logic Requirements. Logic you must design, including the Arbiter and State Machine. Refer to **[10GBASE-KR PHY Arbitration Logic Requirements](#page-70-0)** on page 4-16 and **[10GBASE-KR PHY State Machine Logic Requirements](#page-70-0)** on page 4-16 for a description of this logic.
- White 1G,10G and AN/LT settings files that you must generate. Refer to **[Creating a 10GBASE-KR](#page-112-0) [Design](#page-112-0)** on page 4-58 for more information.
- Blue-The 10GBASE-KR PHY IP core available in the Intel Quartus Prime IP Library.

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

As this figure illustrates, the 10GBASE-KR PHY is built on the Native PHY and includes the following additional blocks implemented in soft logic to implement Ethernet functionality defined in *Clause 72* of *IEEE 802.3ap-2007*.

Link Training (LT), Clause 72

This module performs link training as defined in Clause 72. The module facilitates two features:

- Daisy-chain mode for non-standard link configurations where the TX and RX interfaces connect to different link partners instead of in a spoke and hub or switch topology.
- An embedded processor mode to override the state-machine-based training algorithm. This mode allows an embedded processor to establish link data rates instead of establishing the link using the state-machine-based training algorithm.

The following figure illustrates the link training process, where the link partners exchange equalization data.

Figure 4-3: TX Equalization for Link Partners

TX equalization includes the following steps which are identified in this figure.

- **1.** The receiving link partner calculates the BER.
- **2.** The receiving link partner transmits an update to the transmitting link partner TX equalization parameters to optimize the TX equalization settings
- **3.** The transmitting partner updates its TX equalization settings.
- **4.** The transmitting partner acknowledges the change.

This process is performed first for the V_{OD} , then the pre-emphasis, the first post-tap, and then preemphasis pre-tap.

The optional backplane daisy-chain topology can replace the spoke or hub switch topology. The following illustration highlights the steps required for TX Equalization for Daisy Chain Mode.

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

Figure 4-4: TX Equalization in Daisy-Chain Mode

Data transmission proceeds clockwise from link partner A, to B, to C. TX equalization includes the following steps which are identified in the figure :

- **1.** The receiving partner B calculates the BER for data received from transmitting partner A.
- **2.** The receiving partner B sends updates for TX link partner C.
- **3.** The receiving link partner C transmits an update to the transmitting link partner A.
- **4.** Transmit partner A updates its equalization settings.
- **5.** Transmit partner A acknowledges the change.

This procedure is repeated for the other two link partners.

Sequencer

The Sequencer (Rate change) block controls the start-up (reset, power-on) sequence of the PHY IP. It automatically selects which PCS (1G, 10GbE, or Low Latency) is required and sends requests to reconfigure the PCS. The Sequencer also performs the parallel detection function that reconfigures between the 1G and 10GbE PCS until the link is established or times out.

Auto Negotiation (AN), Clause 73

The Auto Negotiation module in the 10GBASE-KR PHY IP implements Clause 73 of the Ethernet standard. This module currently supports auto negotiation between 1GbE and 10GBASE-R data rates.

4-14 10GBASE-KR Dynamic Reconfiguration from 1G to 10GbE

Auto negotiation with XAUI is not supported. Auto negotiation is run upon power up or if the auto negotiation module is reset.

The following figures illustrate the handshaking between the Auto Negotiation, Link Training, Sequencer and Transceiver Reconfiguration Controller blocks. Reconfig controller should use $1t$ _start_rc signal in combination with $\text{main_rc}, \text{post_rc}, \text{pre_rc}, \text{and } \text{tap_to_upd}$ to change TX equalization settings.

Figure 4-5: Transition from Auto Negotiation to Link Training Mode

The Transceiver Reconfiguration Controller uses seq_start_rc in combination with the pcs_mode_rc value to initiate a change to Auto Negotiation mode or from Link Training mode to 10GBASE-KR Data mode. After TX equalization completes, this timing diagram shows the transition from Link Training mode to 10GBASE-KR Data mode and MIF streaming.

Figure 4-6: Transition from Link Training to Data Mode

Related Information

[Changing Transceiver Settings Using Streamer-Based Reconfiguration](#page-597-0) on page 17-44

10GBASE-KR Dynamic Reconfiguration from 1G to 10GbE

This topic illustrates the necessary logic to reconfigure between the 1G and 10G data rates.

The following figure illustrates the necessary modules to create a design that can dynamically change between 1G and 10GbE operation on a channel-by-channel basis.

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

In this figure, the colors have the following meanings:

- Green-Altera- Cores available Intel Quartus Prime IP Library, including the 1G/10Gb Ethernet MAC, the Reset Controller, and Transceiver Reconfiguration Controller.
- Arbitration Logic Requirements Orange-Logic you must design, including the Arbiter and State Machine. Refer to **[10GBASE-KR PHY Arbitration Logic Requirements](#page-70-0)** on page 4-16 and **[10GBASE-KR PHY State Machine Logic Requirements](#page-70-0)** on page 4-16 for a description of this logic.
- White-1G and 10G settings files that you must generate. Refer to **[Creating a 10GBASE-KR Design](#page-112-0)** on page 4-58 for more information.
- Blue-The 10GBASE-KR PHY IP core available in the Intel Quartus Prime IP Library.

Figure 4-7: Block Diagram for Reconfiguration Example

Related Information [Creating a 10GBASE-KR Design](#page-112-0) on page 4-58

10GBASE-KR PHY Arbitration Logic Requirements

This topic describes the arbitration functionality that you must implement.

The arbiter should implement the following logic. You can modify this logic based on your system require‐ ments:

- **1.** Accept requests from either the Sequencer or Link Training block. Prioritize requests to meet system requirements. Requests should consist of the following two buses:
	- Channel number—specifies the requested channel
	- Mode—specifies 1G or 10G data modes or AN or LT modes for the corresponding channel
- **2.** Select a channel for reconfiguration and send an ack/busy signal to the requestor. The requestor should deassert its request signal when the ack/busy is received.
- **3.** Pass the selected channel and rate information or PMA reconfiguration information for LT to the state machine for processing.
- **4.** Wait for a done signal from the state machine indicating that the reconfiguration process is complete and it is ready to service another request.

Related Information

[10GBASE-KR Dynamic Reconfiguration from 1G to 10GbE](#page-68-0) on page 4-14

10GBASE-KR PHY State Machine Logic Requirements

The state machine should implement the following logic. You can modify this logic based on your system requirements:

- **1.** Wait for reconfig_busy from the Transceiver Reconfiguration Controller to be deasserted and the tx _{ready} and rx _{ready} signals from the Transceiver PHY Reset Controller to be asserted. These conditions indicate that the system is ready to service a reconfiguration request.
- **2.** Set the appropriate channel for reconfiguration.
- **3.** Initiate the MIF streaming process. The state machine should also select the appropriate MIF (stored in the ROMs) to stream based on the requested mode.
- **4.** Wait for the reconfig_busy signal from the Transceiver Reconfiguration Controller to assert and then deassert indicating the reconfiguration process is complete.
- **5.** Toggle the digital resets for the reconfigured channel and wait for the link to be ready.
- **6.** Deassert the ack/busy signal for the selected channel. Deassertion of ack/busy indicates to the arbiter that the reconfiguration process is complete and the system is ready to service another request.

Related Information

- **[Transceiver PHY Reset Controller IP Core](#page-615-0)** on page 18-1
- **[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0)** on page 17-1

Forward Error Correction (Clause 74)

The optional Forward Error Correction (FEC) function is defined in *Clause 74* of *IEEE 802.3ap-2007*. It provides an error detection and correction mechanism allowing noisy channels to achieve the Ethernetmandated Bit Error Rate (BER) of 10^{-12} .

The following figure illustrates the interface between the FEC, PCS and PMA modules as defined in *IEEE802.3ap-2007*.

Figure 4-8: FEC Functional Block Diagram

The FEC capability is encoded in the FEC Ability and FEC Requested bits of the base Link Codeword. It is transmitted within a Differential Manchester Encoded page during Auto Negotiation. The link enables the FEC function if the link partners meet the following conditions:

- Both partners advertise the FEC Ability
- At least one partner requests FEC

Note: If neither device requests FEC, FEC is not enabled even if both devices have the FEC Ability.

The TX FEC encoder (2112, 2080) creates 2112-bit FEC blocks or codewords from 32, 64B/66B encoded and scrambled 10GBASE-R words. It compresses the 32, 66-bit words into 32, 65-bit words and generates 32-bit parity using the following polynomial:

 $g(x) = x^{32} + x^{23} + x^{21} + x^{11} + x^2 + 1$

Parity is appended to the encoded data. The receiving device can use parity to detect and correct burst errors of up to 11 bits. The FEC encoder preserves the standard 10GBASE-KR line rate of 10.3125 Gbps by compressing the 32 sync bits from 64B/66B words. The TX FEC module is clocked at 161.1 MHz.

Figure 4-9: FEC Codeword Format

Error detection and correction consists of calculating the *syndrome* of the received codeword. The *syndrome* is the remainder from the polynomial division of the received codeword by $g(x)$. If the syndrome is zero, the codeword is correct. If the syndrome is non-zero, you can use it to determine the most likely error.

Figure 4-10: Codewords, Parity and Syndromes

TX FEC Module Scrambler

In addition to the TX FEC encoder, the TX FEC module includes the following functions:

• **FEC Scrambler:** The FEC scrambler scrambles the encoded output. The polynomial used to scramble the encoded output ensures DC balance to facilitate block synchronization at the receiver. It is shown below.

 $X = x^{58} + X^{39} + 1$

• **FEC Gearbox:** The FEC gearbox adapts the FEC data width to the smaller bus width of the interface to the PCS. It supports a special 65:64 gearbox ratio.

RX FEC Module

The RX FEC module is clocked at 161.1 MHz. It includes the following functions:

- **FEC Block Synchronizer:** The FEC block synchronizer achieves FEC block delineation by locking to correctly received FEC blocks. An algorithm with hysteresis maintains block and word delineation.
- **FEC Descrambler:** The FEC descrambler descrambles the received data to regenerate unscrambled data utilizing the original FEC scrambler polynomial.
- **FEC Decoder:**The FEC decoder performs the (2112, 2080) decoding by analyzing the received FEC block for errors. It can correct burst errors of 11 bits per FEC block. The FEC receive gearbox adapts the data width to the larger bus width of the PCS channel. It supports a 64:65 ratio.
- **FEC Transcode Decoder:** The FEC transcode decoder performs 65-bit to 64B/66B reconstruction by regenerating the 64B/66B sync header.

10BASE-KR PHY Interfaces

Figure 4-11: 10GBASE-KR Top-Level Signals

The block diagram shown in the GUI labels the external pins with the interface type and places the interface name inside the box. The interface type and name are used in the _hw.tcl file. If you turn on **Show signals**, the **block diagram** displays all top-level signal names. For more information about _hw.tcl files, refer to refer to the *Component Interface Tcl Reference* chapter in volume 1 of the *Intel Quartus Prime Handbook*

10GBASE-KR PHY Clock and Reset Interfaces

This topic provides a block diagram of the 10GBASE-KR clock and reset connectivity and describes the clock and reset signals.

Use the Transceiver PHY Reset Controller IP Core to automatically control the transceiver reset sequence. This reset controller also has manual overrides for the TX and RX analog and digital circuits to allow you to reset individual channels upon reconfiguration.

If you instantiate multiple channels within a transceiver bank they share TX PLLs. If a reset is applied to this PLL, it will affect all channels. Altera recommends leaving the TX PLL free-running after the start-up reset sequence is completed. After a channel is reconfigured you can simply reset the digital portions of that specific channel instead of going through the entire reset sequence. If you are not using the sequencer and the data link is lost, you must assert the $rx_digital$ reset when the link recovers. For more information about reset, refer to the "Transceiver PHY Reset Controller IP Core" chapter in the *Altera Transceiver PHY IP Core User Guide*.

The following figure provides an overview of the clocking for this core.

Figure 4-12: Clocks for Standard and 10G PCS and TX PLLs

To ensure proper functioning of the PCS, the maximum PPM difference between the pl1_ref_clk_10g and the xgmii_tx_clk clock inputs is 0 PPM.

The following table describes the clock and reset signals. The frequencies of the XGMII clocks increases to 257.8125 MHz when you enable 1588.

Backplane Ethernet 10GBASE-KR PHY IP Core Altera Corporation

Related Information

- **[Transceiver PHY Reset Controller IP Core](#page-615-0)** on page 18-1
- **[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0)** on page 17-1

10GBASE-KR PHY Data Interfaces

The following table describes the signals in the XGMII and GMII interfaces. The MAC drives the TX XGMII and GMII signals to the 10GBASE-KR PHY. The 10GBASE-KR PHY drives the RX XGMII or GMII signals to the MAC.

Table 4-11: XGMII and GMII Signals

10GBASE-KR PHY XGMII Mapping to Standard SDR XGMII Data

The 72-bit TX XGMII data bus format is different than the standard SDR XGMII interface. The following table lists the mapping of this non-standard format to the standard SDR XGMII interface.

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

The 72-bit RX XGMII data bus format is different from the standard SDR XGMII interface. The following table lists the mapping of this non-standard format to the standard SDR XGMII interface:

Table 4-13: RX XGMII Mapping to Standard SDR XGMII Interface

10GBASE-KR PHY Serial Data Interface

This topic describes the serial data interface.

MII Interface Signals

The following signals are available when you turn on the **Expose MII interface** parameter.

4-26 10GBASE-KR PHY Control and Status Interfaces

Table 4-14: MII Interface Signals

10GBASE-KR PHY Control and Status Interfaces

The 10GBASE-KR XGMII and GMII interface signals drive data to and from PHY.

Table 4-15: Control and Status Signals

Daisy-Chain Interface Signals

The optional daisy-chain interface signals connect link partners using a daisy-chain topology.

Table 4-16: Daisy Chain Interface Signals

Embedded Processor Interface Signals

The optional embedded processor interface signals allow you to use the embedded processor mode of Link Training. This mode overrides the TX adaptation algorithm and allows an embedded processor to initialize the link.

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

Dynamic Reconfiguration Interface Signals

You can use the dynamic reconfiguration interface signals to dynamically change between 1G,10G data rates and AN or LT mode. These signals also used to update TX coefficients during Link Training..

Register Interface Signals

The Avalon-MM master interface signals provide access to all registers.

Refer to the *Typical Slave Read and Write Transfers* and *Master Transfers* sections in the *Avalon Memory-Mapped Interfaces* chapter of the *Avalon Interface Specifications* for timing diagrams.

Backplane Ethernet 10GBASE-KR PHY IP Core Altera Corporation Altera Corporation

Related Information

[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)

10GBASE-KR PHY Register Definitions

The Avalon-MM master interface signals provide access to the control and status registers.

The following table specifies the control and status registers that you can access over the Avalon-MM PHY management interface. A single address space provides access to all registers.

- **Note:** Unless otherwise indicated, the default value of all registers is 0.
	- Writing to reserved or undefined register addresses may have undefined side effects.
	- To avoid any unspecified bits to be erroneously overwritten, you must perform read-modifywrites to change the register values.

Table 4-20: 10GBASE-KR Register Definitions

ı

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

I

I

L.

I

L,

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

PMA Registers

The PMA registers allow you to reset the PMA and provide status information.

Backplane Ethernet 10GBASE-KR PHY IP Core Altera Corporation Altera Corporation

Table 4-21: PMA Registers - Reset and Status

The following PMA registers allow you to reset the PMA and provide status information.

Table 4-22: PMA Registers - TX and RX Serial Data Interface

The following PMA registers allow you to customize the TX and RX serial data interface

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

PCS Registers

Table 4-23: PCS Registers

Backplane Ethernet 10GBASE-KR PHY IP Core Altera Corporation

Table 4-24: Pattern Generator Registers

1G/10Gbps Ethernet PHY IP core supports the 10G PCS Pattern Generator.

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

2020.06.02 PCS Registers 4-57

Creating a 10GBASE-KR Design

Here are the steps you must take to create a 10GBASE-KR design using this PHY.

- **1.** Generate the 10GBASE-KR PHY with the required parameterization.
- **2.** Generate a Transceiver Reconfiguration Controller with the correct number of reconfiguration interfaces based on the number of channels you are using. This controller is connected to all the transceiver channels. It implements the reconfiguration process.
- **3.** Generate a Transceiver Reset Controller.
- **4.** Create arbitration logic that prioritizes simultaneous reconfiguration requests from multiple channels. This logic should also acknowledge the channel being serviced causing the requestor to deassert its request signal.
- **5.** Create a state machine that controls the reconfiguration process. The state machine should:
	- **a.** Receive the prioritized reconfiguration request from the arbiter
	- **b.** Put the Transceiver Reconfiguration Controller into MIF streaming mode.
	- **c.** Select the correct MIF and stream it into the appropriate channel.
	- **d.** Wait for the reconfiguration process to end and provide status signal to arbiter.
- **6.** Generate one ROM for each required configuration.
- **7.** Create a MIF for each configuration and associate each MIF with a ROM created in Step 6. For example, create a MIF for 1G with 1588 , a MIF for 10G with 1588, and a MIF for AN/LT. AN/LT MIF

is is used to reconfigure the PHY into low latency mode during AN/LT. These MIFs are the three configurations used in the MIF streaming process. The example design contains five required MIFs (1G, 10G, 1G with 1588,10G with 1588 and AN/LT). Altera recommends that you use these MIFs even if you are not using the example design.

- **8.** Generate a fractional PLL to create the 156.25 MHz XGMII clock from the 10G reference clock.
- **9.** Instantiate the PHY in your design based on the required number of channels.

10.To complete the system, connect all the blocks.

Related Information

[MIF Generation](#page-590-0) on page 17-37

Editing a 10GBASE-KR MIF File

This topic shows how to edit a 10GBASE-KR MIF file to change between 1G and 10Gb Ethernet.

The MIF format contains all bit settings for the transceiver PMA and PCS. Because the 10GBASE-KR PHY IP Core only requires PCS reconfiguration for a rate change, the PMA settings should not change. Removing the PMA settings from the MIF file also prevents an unintended overwrite of PMA parameters set through other assignments. A few simple edits to the MIF file removes the PMA settings. Complete the following steps to to remove PMA settings from the MIF file:

- **1.** Replace line 17 with "13: 0001000000010110; -- PMA RX changed to removed CTLE".
- **2.** Replace line 20 with "16: 0010100000011001; -- PMA RX continued".
- **3.** Replace line 4 with "4: 0001000000000000; -- PMA TX".
- **4.** Remove lines 7-10. These lines contain the TX settings $(V_{OD}$, post-tap, pre-tap).
- **5.** Renumber the lines starting with the old line 11.
- **6.** Change the depth at the top of the file from 168 to 164.

Example 4-1: Edits to a MIF to Remove PMA Settings

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

Design Example

Figure 4-13: PHY-Only Design Example with Two Backplane Ethernet and Two Line-Side (1G/10G) Ethernet Channels

Related Information

- **[Arria 10 Transceiver PHY Design Examples](http://www.alterawiki.com/wiki/Arria_10_Transceiver_PHY_Design_Examples)**
- **[10-Gbps Ethernet MAC IP Function User Guide.](http://www.altera.com/literature/ug/10Gbps_MAC.pdf)** For more information about latency in the MAC as part of the Precision Time Protocol implementation.

Backplane Ethernet 10GBASE-KR PHY IP Core Altera Corporation Altera Corporation

SDC Timing Constraints

The SDC timing constraints and approaches to identify false paths listed for Stratix V Native PHY IP apply to all other transceiver PHYs listed in this user guide. Refer to *SDC Timing Constraints of Stratix V Native PHY* for details.

Related Information

[SDC Timing Constraints of Stratix V Native PHY](#page-405-0) on page 13-72 This section describes SDC examples and approaches to identify false timing paths.

Acronyms

This table defines some commonly used Ethernet acronyms.

Table 4-25: Ethernet Acronyms

Altera Corporation Backplane Ethernet 10GBASE-KR PHY IP Core

1G/10Gbps Ethernet PHY IP Core 5

2020.06.02 **UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%201G/10Gbps%20Ethernet%20PHY%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)**

The 1G/10 Gbps Ethernet PHY MegaCore® (1G/10GbE) function allows you to instantiate both the Standard PCS and the higher performance 10G PCS and a PMA. The Standard PCS implements the 1 GbE protocol as defined in Clause 36 of the *IEEE 802.3 2005 Standard* and also supports auto-negotiation as defined in Clause 37 of the *IEEE 802.3 2005 Standard* standard. The 10G PCS implements the 10 Gb Ethernet protocol as defined in *IEEE 802.3 2005 Standard*.

You can switch dynamically between the 1G and 10G PCS using the Altera Transceiver Reconfiguration Controller IP Core to reprogram the core. This Ethernet core targets 1G/10GbE applications including network interfaces to 1G/10GbE dual speed SFP+ pluggable modules, 1G/10GbE 10GBASE-T copper external PHY devices to drive CAT-6/7 shielded twisted pair cables, and chip-to-chip interfaces.

The following figure shows the top-level modules of the 1G/10GbE PHY IP Core. As this figure indicates, the 1G/10 Gbps Ethernet PHY connects to a separately instantiated MAC. The 10G PCS receives and transmits XGMII data. The Standard PCS receives and transmits GMII data. An Avalon Memory-Mapped (Avalon-MM) slave interface provides access to PCS registers. the PMA receives and transmits serial data.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

low part of Intel

*Other names and brands may be claimed as the property of others.

Figure 5-1: Level Modules of the 1G/10GbE PHY MegaCore Function

An Avalon $^\circ$ Memory-Mapped (Avalon-MM) slave interface provides access to the 1G/10GbE PHY IP Core registers. These registers control many of the functions of the other blocks. Many of these bits are defined in *Clause 45 of IEEE Std 802.3ap-2007*.

Related Information

- **[IEEE Std 802.3ap-2005 Standard](http://www.ieee802.org/3/)**
- **[IEEE Std 802.3ap-2007 Standard](http://www.ieee802.org/3/)**

1G/10GbE PHY Release Information

This topic provides information about this release of the 1G/10GbE PHY IP Core.

Table 5-1: 1G/10GbE Release Information

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Device Family Support

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- *Final support*—Verified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.

Table 5-2: Device Family Support

Altera verifies that the current version of the Intel Quartus Prime software compiles the previous version of each IP core. Any exceptions to this verification are reported in the **[MegaCore IP Library Release](http://www.altera.com/literature/rn/rn_ip.pdf) [Notes and Errata](http://www.altera.com/literature/rn/rn_ip.pdf)**. Altera does not verify compilation with IP core versions older than the previous release.

Note: For speed grade information, refer to *DC and Switching Characteristics for Stratix V Devices* in the *Stratix V Device Datasheet*.

Related Information

[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)

1G/10GbE PHY Performance and Resource Utilization

This topic provides performance and resource utilization for the IP core in Arria V GZ and Stratix V devices.

The following table shows the typical expected resource utilization for selected configurations using the current version of the Intel Quartus Prime software targeting a Stratix V GT (5SGTMC7K2F40C2) device. The numbers of ALMs and logic registers are rounded up to the nearest 100. Resource utilization numbers reflect changes to the resource utilization reporting starting in the Quartus II software v12.1 release 28 nm device families and upcoming device families.

Table 5-3: 1G/10 GbE PHY Performance and Resource Utilization

Parameterizing the 1G/10GbE PHY

The 1G/10GbE PHY IP Core is available for the **Arria V GZ** and **Stratix V** device families. The IP variant allows you specify either the **Backplane-KR** or **1Gb/10Gb Ethernet** variant. When you select the **Backplane-KR** variant, the **Link Training (LT)** and **Auto Negotiation (AN)** tabs appear. The **1Gb/10Gb Ethernet** variant (1G/10GbE) does not implement LT and AN parameters.

Complete the following steps to configure the 1G/10GbE PHY IP Core in the MegaWizard Plug-In Manager:

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **IP Catalog** > **Interfaces** > **Ethernet** select **1G10GbE and 10GBASE-KR PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Refer to the topics listed as Related Links to understand and specify 1G/10GbE parameters:
- **5.** Click **Finish** to generate your parameterized 1G/10GbE PHY IP Core.

Related Information

- **[Speed Detection Parameters](#page-63-0)** on page 4-9
- **[PHY Analog Parameters](#page-64-0)** on page 4-10
- **[1G/10GbE PHY Interfaces](#page-123-0)** on page 5-7

1GbE Parameters

The 1GbE parameters allow you to specify options for the 1GbE mode.

Parameter Name Description Description Enable 1Gb Ethernet protocol Chapter Chapter On/Off When you turn this option **On**, the core includes the core includes the GMII interface and related logic. GMII interface and related logic. **Expose MII interface** On/Off When you turn this option **On**, the core exposes the MII interface and related logic.

Table 5-4: 1Gb Ethernet Parameters

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Related Information

[1588 Delay Requirements](#page-52-0) on page 3-29

Speed Detection Parameters

Selecting the speed detection option gives the PHY the ability to detect to link partners that support 1G/ 10GbE but have disabled Auto-Negotiation. During Auto-Negotiation, if AN cannot detect Differential Manchester Encoding (DME) pages from a link partner, the Sequencer reconfigures to 1GbE and 10GbE modes (Speed/Parallel detection) until it detects a valid 1G or 10GbE pattern.

Table 5-5: Speed Detection

5-6 PHY Analog Parameters

PHY Analog Parameters

You can specify analog parameters using the Intel Quartus Prime Assignment Editor, the Pin Planner, or the Intel Quartus Prime Settings File (**.qsf**).

Related Information

- **[Analog Settings for Arria V GZ Devices](#page-643-0)** on page 20-11
- **[Analog PCB Settings for Stratix V Devices](#page-667-0)** on page 20-35

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

1G/10GbE PHY Interfaces

Figure 5-2: 1G/10GbE PHY Top-Level Signals

The block diagram shown in the GUI labels the external pins with the interface type and places the interface name inside the box. The interface type and name are used in the _hw.tcl file. If you turn on **Show signals**, the **block diagram** displays all top-level signal names. For more information about _hw.tcl

1G/10Gbps Ethernet PHY IP Core Altera Corporation

5-8 1G/10GbE PHY Clock and Reset Interfaces

files, refer to refer to the *Component Interface Tcl Reference* chapter in volume 1 of the *Intel Quartus Prime Handbook*

Note: Some of the signals shown in are this figure are unused and will be removed in a future release. The descriptions of these identifies them as not functional.

Related Information

[Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)

1G/10GbE PHY Clock and Reset Interfaces

This topic illustrates the 1G/10GbE PHY clock and reset connectivity and describes the clock and reset signals.

Use the Transceiver PHY Reset Controller IP Core to automatically control the transceiver reset sequence. This reset controller also has manual overrides for the TX and RX analog and digital circuits to allow you to reset individual channels upon reconfiguration.

If you instantiate multiple channels within a transceiver bank they share TX PLLs. If a reset is applied to this PLL, it will affect all channels. Altera recommends leaving the TX PLL free-running after the start-up reset sequence is completed. After a channel is reconfigured you can simply reset the digital portions of that specific channel instead of going through the entire reset sequence. If you are not using the sequencer and the data link is lost, you must assert the $rx_digital$ reset when the link recovers. For more information about reset, refer to the "Transceiver PHY Reset IP Core" chapter in the *Altera Transceiver PHY IP Core User Guide*.

Phy_mgmt_clk_reset is the Avalon-MM reset signal. Phy_mgmt_clk_reset is also an input to the Transceiver PHY Reset Controller IP Core which is a separately instantiated module not included in the 1G/10GbE and 10GBASE-KR variants. The Transceiver PHY Reset Controller IP Core resets the TX PLL and RX analog circuits and the TX and RX digital circuits. When complete, the Reset Controller asserts the tx_ready and rx_ready signals.

The following figure provides an overview of the clocking for this IP core.

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

The following table describes the clock and reset signals.

1G/10Gbps Ethernet PHY IP Core Altera Corporation

1G/10GbE PHY Data Interfaces

The following table describes the signals in the XGMII and GMII interfaces. The MAC drives the TX XGMII and GMII signals to the 1G/10GbE PHY. The 1G/10GbE PHY drives the RX XGMII or GMII signals to the MAC.

Table 5-7: SGMII and GMII Signals

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

XGMII Mapping to Standard SDR XGMII Data

Table 5-8: TX XGMII Mapping to Standard SDR XGMII Interface

The 72-bit TX XGMII data bus format is different than the standard SDR XGMII interface. This table shows the mapping of this non-standard format to the standard SDR XGMII interface.

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Table 5-9: RX XGMII Mapping to Standard SDR XGMII Interface

The 72-bit RX XGMII data bus format is different from the standard SDR XGMII interface. This table shows the mapping of this non-standard format to the standard SDR XGMII interface.

MII Interface Signals

The following signals are available when you turn on the **Expose MII interface** parameter.

Table 5-10: MII Interface Signals

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Serial Data Interface

Table 5-11: Serial Data Signals

1G/10GbE Control and Status Interfaces

The 10GBASE-KR XGMII and GMII interface signals drive data to and from PHY.

Table 5-12: Control and Status Signals

1G/10Gbps Ethernet PHY IP Core Altera Corporation

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Register Interface Signals

The Avalon-MM master interface signals provide access to all registers.

Refer to the *Typical Slave Read and Write Transfers* and *Master Transfers* sections in the *Avalon Memory-Mapped Interfaces* chapter of the *Avalon Interface Specifications* for timing diagrams.

Table 5-13: Avalon-MM Interface Signals

Signal Name	Direction	Description
mgmt_clk	Input	The clock signal that controls the Avalon-MM PHY management, interface. If you plan to use the same clock for the PHY management interface and transceiver reconfiguration, you must restrict the frequency range to 100-125 MHz to meet the specification for the transceiver reconfiguration clock.
mgmt_clk_reset	Input	Resets the PHY management interface. This signal is active high and level sensitive.
$mqmt_addr[7:0]$	Input	8-bit Avalon-MM address.
$mqmt_writedata[31:0]$	Input	Input data.
mgmt_readdata[31:0]	Output	Output data.
mqmt write	Input	Write signal. Active high.
mgmt_read	Input	Read signal. Active high.
mgmt_waitrequest	Output	When asserted, indicates that the Avalon-MM slave interface is unable to respond to a read or write request. When asserted, control signals to the Avalon-MM slave interface must remain constant.

Related Information

[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)

1G/10GbE PHY Register Definitions

You can access the 1G/10GbE registers using the Avalon-MM PHY management interface with word addresses and a 32-bit embedded processor. A single address space provides access to all registers.

Notes:

- Unless otherwise indicated, the default value of all registers is 0.
- Writing to reserved or undefined register addresses may have undefined side effects.
- To avoid any unspecified bits to be erroneously overwritten, you must perform read-modify-writes to change the register values.

Table 5-14: 1G/10GbE Register Definitions

Related Information [Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)

PMA Registers

The PMA registers allow you to reset the PMA and provide status information.

Table 5-15: PMA Registers - Reset and Status

The following PMA registers allow you to reset the PMA and provide status information.

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Table 5-16: PMA Registers - TX and RX Serial Data Interface

The following PMA registers allow you to customize the TX and RX serial data interface

I

PCS Registers

Table 5-17: PCS Registers

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Table 5-18: Pattern Generator Registers

1G/10Gbps Ethernet PHY IP core supports the 10G PCS Pattern Generator.

 $\overline{}$

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

1G/10GbE GMII PCS Registers

This topic describes the GMII PCS registers.

Table 5-19: GMII PCS Registers

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

 \overline{a}

I

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

GIGE PMA Registers

The PMA registers allow you to customize the TX and RX serial data interface.

Table 5-20: GIGE PMA Registers

1G/10GbE Dynamic Reconfiguration from 1G to 10GbE

This topic illustrates the necessary logic to reconfigure between the 1G and 10G data rates.

The following figure illustrates the necessary modules to create a design that can dynamically change between 1G and 10GbE operation on a channel-by-channel basis. In this figure, the colors have the following meanings:

- Green-Altera- Cores available Intel Quartus Prime IP Library, including the 1G/10Gb Ethernet MAC, the Reset Controller, and Transceiver Reconfiguration Controller.
- Orange-Arbitration Logic Requirements Logic you must design, including the Arbiter and State Machine. Refer to**[1G/10GbE PHY Arbitration Logic Requirements](#page-145-0)** on page 5-29 and **[1G/10GbE](#page-146-0) [PHY State Machine Logic Requirements](#page-146-0)** on page 5-30 for a description of this logic.
- White-1G and 10G settings files that you must generate. Refer to **[Creating a 1G/10GbE Design](#page-147-0)** on page 5-31 for more information.
- Blue-The 1G/10GbE PHY IP core available in the Intel Quartus Prime IP Library.

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

1G/10GbE PHY Arbitration Logic Requirements

This topic describes the arbitration functionality that you must implement.

The arbiter should implement the following logic. You can modify this logic based on your system require‐ ments:

1. Accept requests from the sequencer (if **Enable automatic speed detection** is turned **On** in the GUI) . Prioritize requests to meet system requirements. Requests should consist of the following two buses:

5-30 1G/10GbE PHY State Machine Logic Requirements

- Channel number—specifies the requested channel
- Mode—specifies 1G or 10G mode for the corresponding channel
- **2.** Select a channel for reconfiguration and send an ack/busy signal to the requestor. The requestor should deassert its request signal when the ack/busy is received.
- **3.** Pass the selected channel and rate information to the state machine for processing.
- **4.** Wait for a done signal from the state machine indicating that the reconfiguration process is complete and it is ready to service another request.

1G/10GbE PHY State Machine Logic Requirements

The state machine should implement the following logic. You can modify this logic based on your system requirements:

- **1.** Wait for reconfig busy from the Transceiver Reconfiguration Controller to be deasserted and the tx_ready and rx_ready signals from the Transceiver PHY Reset Controller to be asserted. These conditions indicate that the system is ready to service a reconfiguration request.
- **2.** Set the appropriate channel for reconfiguration.
- **3.** Initiate the MIF streaming process. The state machine should also select the appropriate MIF (stored in the ROMs) to stream based on the requested mode.
- **4.** Wait for the reconfig_busy signal from the Transceiver Reconfiguration Controller to assert and then deassert indicating the reconfiguration process is complete.
- **5.** Toggle the digital resets for the reconfigured channel and wait for the link to be ready.
- **6.** Deassert the ack/busy signal for the selected channel. Deassertion of ack/busy indicates to the arbiter that the reconfiguration process is complete and the system is ready to service another request.

Editing a 1G/10GbE MIF File

This topic shows how to edit a 1G/10GbE MIF file to change between 1G and 10Gb Ethernet.

The MIF format contains all bit settings for the transceiver PMA and PCS. Because the 1G/10GbE PHY IP Core only requires PCS reconfiguration for a rate change, the PMA settings should not change. Removing the PMA settings from the MIF file also prevents an unintended overwrite of PMA parameters set through other assignments. A few simple edits to the MIF file removes the PMA settings. Complete the following steps to edit the MIF file:

- **1.** Replace line 17 with "13: 0001000000010110; -- PMA RX changed to removed CTLE".
- **2.** Replace line 20 with "16: 0010100000011001; -- PMA RX continued".
- **3.** Replace line 4 with "4: 0001000000000000; -- PMA TX".
- **4.** Remove lines 7-10. These lines contain the TX settings (V_{OD} , post-tap, pre-tap).
- **5.** Renumber the lines starting with the old line 11.
- **6.** Change the depth at the top of the file from 168 to 164.

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Example 5-1: Edits to a MIF to Remove PMA Settings

```
HIF_A
                                                                        MD_1MDTH-16;
                                                                        W\overline{DTH} 16;
DEPTH-168
                                                                        DEPTH-164
ADDRESS RADIX-UNS
                                                                        ADDRECC RADIX-UMC
DATA_RAD IX-HIM;
                                                                        DATA_RADIX-BIN;
0:\vert 0000000000100001; -- Ctart of MIF opcode - FAMILY - Ctratix V
                                                                        0: 0000000000100001; -- Ctart of MIF opcode - FAMILY- Ctratix V
1. 00000000000000010, -- Type of MIF opcode
                                                                       1: 0000000000000010; -- Type of NIF opcode
2: 0000000000000011; -- RefClk switch opcode
                                                                        2: 00000000000000011; -- RefClk switch opcode
                                                                        3: 00000000000000100; -- CCB PLL switch opcode
1: 00000000000000100; -- 02B PLL switch opcode
4: 00110000000000000; -- DNA - TX
                                                                        4: 00100000000000000; -- DNA - TX
5: 0010100001100000;5: 0010100001100000.6: 0000001111100000.G: 0000001111100000;
7: 1000000111010100:
B: 00000000000000000...9: 0000001111000000...10: 0100000000110010;
11: 0010100000001100; -- DNA - RX (PLL section
                                                                        7: 0010100000001100; -- DMA - RX (PLL section)
12: 0110000000000000;
                                                                        B: 01100000000000000;13: 0000000000000000;9: 0000000000000000;14: 0000110101100000;
                                                                        10: 0000110101100000;
15: 00000000000000010.11: 00000000000000010.16: 0100000000000000.12: 01000000000000000.17: 01000000000010110;-- PMA - RX
                                                                        13: 0001000000010110; -- DMA - RX removed CTLE
18: 0000111010010110;
                                                                        14: 0000111010010110;
19: 0100000000010001;
                                                                        15: 0100000000010001;
16: 0010100000011001: -- DNA - RX continued
21: 0000000000000000;17: 00000000000000000.22: 00101100000000000;
                                                                        18: 0010110000000000;
Z3: 0000000110000001;
                                                                        19: 0000000110000001;
24: 0100000100001111;
                                                                        20: 0100000100001111;
25: 0001000101110011;
                                                                        21: 0001000101110011;
26: 0000100000110000; -- DNA -- CON
                                                                        22: 0000100000110000; -- DNA -- 00N
```
Creating a 1G/10GbE Design

Here are the steps you must take to create a 1G/10GbE design using this PHY.

- **1.** Generate the 1G/10GbE PHY with the required parameterization.
- **2.** Generate a Transceiver Reconfiguration Controller with the correct number of reconfiguration interfaces based on the number of channels you are using. This controller is connected to all the transceiver channels. It implements the reconfiguration process.
- **3.** Generate a Transceiver Reset Controller.
- **4.** Create arbitration logic that prioritizes simultaneous reconfiguration requests from multiple channels. This logic should also acknowledge the channel being serviced causing the requestor to deassert its request signal.
- **5.** Create a state machine that controls the reconfiguration process. The state machine should:
	- **a.** Receive the prioritized reconfiguration request from the arbiter
	- **b.** Put the Transceiver Reconfiguration Controller into MIF streaming mode.
	- **c.** Select the correct MIF and stream it into the appropriate channel.
	- **d.** Wait for the reconfiguration process to end and provide status signal to arbiter.
- **6.** Generate one ROM for each required configuration.
- **7.** Create a MIF for each configuration and associate each MIF with a ROM created in Step 6. For example, create a MIF for 1G with 1588 and a MIF for 10G with 1588. These MIFs are the two configurations used in the MIF streaming process.

1G/10Gbps Ethernet PHY IP Core Altera Corporation

- **8.** Generate a fractional PLL to create the 156.25 MHz XGMII clock from the 10G reference clock.
- **9.** Instantiate the PHY in your design based on the required number of channels.

10.To complete the system, connect all the blocks.

Dynamic Reconfiguration Interface Signals

You can use the dynamic reconfiguration interface signals to dynamically change between 1G,10G data rates and AN or LT mode. These signals also used to update TX coefficients during Link Training..

Table 5-21: Dynamic Reconfiguration Interface Signals

Signal Name	Direction	Description		
reconfig_to_xcvr $[(\text{sn} > 70 - 1):0]$	Input	Reconfiguration signals from the Reconfiguration Design Example. $\langle n \rangle$ grows linearly with the number of reconfiguration interfaces.		
reconfig_from_xcvr $[(\text{sn}\text{-}46-1):0]$	Output	Reconfiguration signals to the Reconfiguration Design Example. $\langle n \rangle$ grows linearly with the number of reconfiguration interfaces.		
rc_busy	Input	When asserted, indicates that reconfiguration is in progress.		
lt_start_rc	Output	When asserted, starts the TX PMA equalization reconfiguration.		
$main_{rc}[5:0]$	Output	The main TX equalization tap value which is the same as V_{OD} . The following example mappings to the V_{OD} settings are defined: 6'b111111: FIR_MAIN_12P6MA 6'b111110: FIR_MAIN_12P4MA 6'b000001: FIR_MAIN_P2MA 6'b000000: FIR_MAIN_DISABLED		
$post_rc[4:0]$	Output	The post-cursor TX equalization tap value. This signal translates to the first post-tap settings. The following example mappings are defined: 5'b11111: FIR_1PT_6P2MA 5'b11110: FIR_1PT_6P0MA 5'b00001: FIR_1PT_P2MA 5'b00000: FIR_1PT_DISABLED		
$pre_rc[3:0]$	Output	The pre-cursor TX equalization tap value. This signal translates to pre-tap settings. The following example mappings are defined: 4'b1111: FIR_PRE_3P0MA 4'b1110: FIR_PRE_P28MA 4'b0001: FIR_PRE_P2MA 4'b0000: FIR_PRE_DISABLED		

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

Design Example

A10_DE_WRAPPER Test Harness THO _ADDR = 0xF nnn Management Master Test Harness $\overline{\mathcal{L}}$ $\overline{\mathcal{L}}$ $\overline{\mathcal{L}}$ $TH1_\mathsf{ADDR} = 0xE$ nnn JTAG-to- $\overline{}$ Sink GEN ISSP Avalon-MM XGMII XGMII XGMII XGMII Master CHK $||$ $||$ $||$ Source Sink GEN Clock and A10_IP_WRAPPER Reset KR PHY IP XGMII Registers CSR A10 CLK FPLL Reconfiguration Avalon-MM Slave $\overline{}$ Registers CSR KR PHY IP $R_{\rm eff}$ Native Hard PHY P Registers CSR 1G Ref CLK $\mathcal{R}^{\text{max}}_{\text{max}}$ \sim reconfiguration NF \Box |ve $\overline{\mathcal{L}}$ | ve | | CMU PLL STD Reconfiguration Native Hard PHY $\overline{}$ $\overline{\$ 1588 Soft TX PCS TX PMA \mathcal{R} \blacksquare 1588 Soft 10G Ref CLK $\overline{}$ **Sequencer** $\overline{\mathcal{A}}$ i HY f \rightarrow TX PMA ATX PLL \mathbf{Y} STD \mathbf{r} TX PMA \mathbb{R}^n \equiv \Box \aleph 10-GB $\overline{\mathcal{X}}$ Reset GMII Sequencer TX PCS **Control** RS Sequencer \overline{a} \mathbf{I} \mathbb{R} \mathbf{L} Reset Auto Neg RS Control \mathbf{I} cls 73 STD RS $\overline{}$ RX PCS n l $\overline{\mathbf{f}}$ Reset $\overline{}$ Link Training RX PCS $\overline{}$ Control ds 72 $\sqrt{3}$ \blacksquare \mathbf{P} STD cls 72 10-GB $\overline{}$ RX PMA Reset Link Training Ҿ **Link Training** Control \overline{a} \mathbb{P} RX PMA \mathbb{P} \mathbb{R}^n RX PMA \mathbf{r} 10-GB Divide \mathbb{R} RX PCS **Divide** K \blacktriangleleft $CHO: PHY$ $ADDR = 0x0$ $CH1:PHY$ _ADDR = 0x1 Divide $CH2:$ PHY $_ADDR = 0x2$ Divide $CH3:$ PHY $_\$ ADDR = 0x3

Figure 5-5: PHY-Only Design Example with Two Backplane Ethernet and Two Line-Side (1G/10G) Ethernet Channels

Related Information

- **[Arria 10 Transceiver PHY Design Examples](http://www.alterawiki.com/wiki/Arria_10_Transceiver_PHY_Design_Examples)**
- **[10-Gbps Ethernet MAC IP Function User Guide.](http://www.altera.com/literature/ug/10Gbps_MAC.pdf)** For more information about latency in the MAC as part of the Precision Time Protocol implementation.

1G/10Gbps Ethernet PHY IP Core Altera Corporation

Simulation Support

The 1G/10GbE and 10GBASE-KR PHY IP core supports the following Intel-supported simulators for this Quartus Prime software release:

- ModelSim* Verilog
- ModelSim VHDL
- VCS Verilog
- VCS VHDL
- NCSIM Verilog
- NCSIM VHDL simulation

When you generate a 1G/10GbE or 10GBASE-KR PHY IP core, the Quartus Prime software optionally generates an IP functional simulation model.

TimeQuest Timing Constraints

To pass timing analysis, you must decouple the clocks in different time domains. The necessary Synopsys Design Constraints File (**.sdc**) timing constraints are included in the top-level wrapper file.

Acronyms

This table defines some commonly used Ethernet acronyms.

Table 5-22: Ethernet Acronyms

Altera Corporation 1G/10Gbps Ethernet PHY IP Core

1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core 6 2020.06.02 **UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%201G/2.5G/5G/10G%20Multi-rate%20Ethernet%20PHY%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)**

About the 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP Core

The 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP core implements the Ethernet protocol as defined in Clause 36 of the *IEEE 802.3 2005 Standard*. The PHY IP core consists of a physical coding sublayer (PCS) function and an embedded physical media attachment (PMA). You can dynamically switch the PHY operating speed.

Note: Intel FPGAs implement and support the required Media Access Control (MAC) and PHY (PCS +PMA) IP to interface in a chip-to-chip or chip-to-module channel with external MGBASE-T and NBASE-T PHY standard devices. You are required to use an external PHY device to drive any copper media.

Figure 6-1: Block Diagram of the PHY IP Core

Features

Table 6-1: PHY Features

Altera Corporation 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core

Release Information

Table 6-2: PHY Release Information

Device Family Support

Resource Utilization

The following estimates are obtained by compiling the PHY IP core with the Intel Quartus Prime software.

Table 6-3: Resource Utilization

1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core Altera Corporation Altera Corporation

Using the IP Core

The Intel FPGA IP Library is installed as part of the Intel Quartus Prime installation process. You can select the 1G/2.5G/5G/10G Multi-rate Ethernet IP core from the library and parameterize it using the IP parameter editor.

Parameter Settings

You customize the PHY IP core by specifying the parameters in the parameter editor in the Intel Quartus Prime software. The parameter editor enables only the parameters that are applicable to the selected speed.

Name Value Value Description Speed 2.5G 1G/2.5G The operating speed of the PHY. **Enable IEEE 1588 Precision Time Protocol** On, Off Select this parameter for the PHY to provide latency information to the MAC. The MAC requires this information if it enables the IEEE 1588v2 feature. This parameter is enabled only for 2.5G and 1G/ $2.5G.$ **PHY ID (32 bit)** 32-bit value An optional 32-bit unique identifier: • Bits 3 to 24 of the Organizationally Unique Identifier (OUI) assigned by the IEEE • 6-bit model number • 4-bit revision number If unused, do not change the default value, which is 0x00000000. **Reference clock frequency for 10 GbE (MHz)** $322.265625, 644.53125$ Specify the frequency of the reference clock for 10GbE. **Selected clock network for 1GbE** x_1, x_N Select the clock network for the 1GbE TX PLL. This parameter applies to Arria V devices only. **Selected clock network for 2.5GbE** x_1, x_N Select the clock network for the 2.5GbE TX PLL. This parameter applies to Arria V devices only.

Table 6-4: Multi-rate Ethernet PHY IP Core Parameters

Timing Constraints

Constrain the PHY based on the fastest speed. For example, if you configure the PHY as 1G/2.5G, constrain it based on 2.5G.

Changing the PHY's Speed

You can change the PHY's speed through the reconfiguration block.

- **1.** The user application initiates the speed change by writing to the corresponding register of the reconfi‐ guration block.
- **2.** The reconfiguration block performs the following steps:
	- In Arria V devices:
		- **1.** Sets the xcvr_mode signal of the 1G/2.5/10G Multi-rate Ethernet PHY to the requested speed.
		- **2.** Selects the corresponding transceiver PLL.
		- **3.** Configures the transceiver using the configuration settings embedded in the reconfiguration block.
- **3.** The reconfiguration block triggers the PHY reset through the transceiver reset controller.

Configuration Registers

Register Map

You can access the 16-bit/32-bit configuration registers via the Avalon memory-mapped interface.

Table 6-5: Register Map

Configuration Registers

You can access the 16-bit configuration registers via the Avalon memory-mapped interface. These configuration registers apply only to 2.5G and 1G/2.5G operating modes.

Observe the following guidelines when accessing the registers:

- Do not write to reserved or undefined registers.
- When writing to the registers, perform read-modify-write to ensure that reserved or undefined register bits are not overwritten.

Table 6-6: PHY Register Definitions

ı

Altera Corporation 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core

 $\overline{}$

Altera Corporation 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core

Interface Signals

Figure 6-2: PHY Interface Signals

Note: (i) The width depends on the PHY's operating mode.

Clock and Reset Signals

Table 6-7: Clock and Reset Signals

Altera Corporation 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core

Altera Corporation 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core

Operating Mode and Speed Signals

Table 6-8: Transceiver Mode and Operating Speed Signals

GMII Signals

The 16-bit TX and RX GMII supports 1GbE and 2.5GbE at 62.5 MHz and 156.25 MHz respectively.

Table 6-9: GMII Signals

1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core Altera Corporation Altera Corporation

XGMII Signals

The XGMII supports 10GbE at 156.25 MHz.

Table 6-10: XGMII Signals

RX XGMII signals—synchronous to xgmii_rx_coreclkin

Status Signals

Table 6-11: Status Signals

Altera Corporation 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP Core

Serial Interface Signals

The serial interface connects to an external device.

Table 6-12: Serial Interface Signals

Transceiver Status and Reconfiguration Signals

Table 6-13: Control and Status Signals

Avalon Memory-Mapped Interface Signals

The Avalon memory-mapped interface is an Avalon memory-mapped interface slave port. This interface uses word addressing and provides access to the 16-bit configuration registers of the PHY.

XAUI PHY IP Core 7

The Altera XAUI PHY IP Core implements the IEEE 802.3 Clause 48 specification to extend the operational distance of the XGMII interface and reduce the number of interface signals.

XAUI extends the physical separation possible between the 10 Gbps Ethernet MAC function and the Ethernet standard PHY component to one meter. The XAUI IP Core accepts 72-bit data (single data rate– SDR XGMII) from the application layer at either 156.25 Mbps or 312.5 Mbps. The serial interface runs at either 4×3.125 Gbps or 4×6.25 Gbps (DDR XAUI option).

Figure 7-1: XAUI PHY IP Core

For Stratix IV GX and GT devices, you can choose a hard XAUI physical coding sublayer (PCS) and physical media attachment (PMA), or a soft XAUI PCS and PMA in low latency mode. You can also combine both hard and soft PCS configurations in the same device, using all channels in a transceiver bank. The PCS is only available in soft logic for Stratix V devices.

For more detailed information about the XAUI transceiver channel datapath, clocking, and channel placement, refer to the "*XAUI*" section in the *Transceiver Configurations in Stratix V Devices* chapter of the *Stratix V Device Handbook*.

Related Information

- **[IEEE 802.3 Clause 48](http://www.ieee802.org/3/)**
- **[Transceiver Configurations in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52005.pdf)**

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

XAUI PHY Release Information

This section provides information about this release of the XAUI PHY IP Core.

Table 7-1: XAUI Release Information

XAUI PHY Device Family Support

This section describes device family support for the IP core.

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

• Final support—Verified with final timing models for this device.

Preliminary support—Verified with preliminary timing models for this device.

Table 7-2: Device Family Support

Device Family	Support				
XAUI					
Arria II GX - Hard PCS and PMA	Final				
Arria II GZ-Hard PCS and PMA	Final				
Arria V GX-Soft $PCS + PMA$	Final				
Arria V SoC-Soft PCS + PMA	Final				
Arria V GZ devices-Soft PCS + PMA	Final				
Cyclone IV GX-Hard PCS and PMA	Final				
Cyclone V-Soft PCS + PMA	Final				
Cyclone V SoC-Soft PCS + hard PMA	Final				

⁽⁴⁾ No ordering codes or license files are required for the hard PCS and PMA PHY in Arria II GX, Cyclone IV GX, or Stratix IV GX or GT devices.

XAUI PHY Performance and Resource Utilization for Stratix IV Devices

This section describes performance and resource utilization for Stratix IV Devices

The following table shows the typical expected device resource utilization for different configurations using the current version of the Intel Quartus Prime software targeting a Stratix IV GX (EP4SG230KF40C2ES) device. The numbers of combinational ALUTs, logic registers, and memory bits are rounded to the nearest 100.

Table 7-3: XAUI PHY Performance and Resource Utilization—Stratix IV GX Device

Implementation	Number of 3.125 Gbps Channels	Combinational ALUTS	Dedicated Logic Registers	Memory Bits
Soft XAUI		4500	3200	5100
Hard XAUI		2000	1300	

XAUI PHY Performance and Resource Utilization for Arria V GZ and Stratix V Devices

This section describes performance and resource utilization for Arria V GZ and Stratix V Devices.

For the Arria V GZ (5AGZME5K2F40C3) device, the XAUI PHY uses 1% of ALMs and less than 1% of M20K memory, primary and secondary logic registers. Resource utilization is similar for Stratix V devices.

Parameterizing the XAUI PHY

Complete the following steps to configure the XAUI PHY IP Core:

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **IP Catalog** > **Interfaces** > **Ethernet** select **XAUI PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Refer the following topics to learn more about the parameters:

XAUI PHY IP Core Altera Corporation

7-4 XAUI PHY General Parameters

- **a.** General Parameters
- **b.** Analog Parameters
- **c.** Advanced Options Parameters
- **5.** Click **Finish** to generate your customized XAUI PHY IP Core.

XAUI PHY General Parameters

This section describes the settings available on **General Options** tab.

Table 7-4: General Options

Altera Corporation XAUI PHY IP Core

[Example 7-1](#page-181-0) shows how to remove the restriction on logical lane 0 channel assignment in Stratix V devices by redefining the pma_bonding_master parameter using the Intel Quartus Prime Assignment

7-6 XAUI PHY Analog Parameters

Editor. In this example, the pma_bonding_master was originally assigned to physical channel 1. (The original assignment could also have been to physical channel 4.) The to parameter reassigns the pma_bonding_master to the XAUI instance name shown in quotation marks. You must substitute the instance name from your design for the instance name shown in quotation marks

Example 7-1: Overriding Logical Lane 0 Channel Assignment Restrictions in Stratix V Devices

```
set_parameter -name pma_bonding_master "\"1\"" -to "<xaui 
instance name>|sv_xcvr_xaui:alt_xaui_phy|sv_xcvr_low_latency_phy_nr:
alt_pma_0|sv_xcvr_custom_native:sv_xcvr_custom_inst|sv_xcvr_native:
gen.sv_xcvr_native_insts[0].gen_bonded_group.sv_xcvr_native_inst"
```
XAUI PHY Analog Parameters

This section describes the analog parameters for the IP core.

Click on the appropriate link to specify the analog options for your device:

• **XAUI PHY Analog Parameters for Arria II GX, Cyclone IV GX, HardCopy IV and Stratix IV Devices** on page 7-6

Related Information

- **[Analog Settings for Arria V Devices](#page-634-0)** on page 20-2
- **[Analog Settings for Arria V GZ Devices](#page-643-0)** on page 20-11
- **[Analog Settings for Cyclone V Devices](#page-658-0)** on page 20-26
- **[Analog Settings for Stratix V Devices](#page-667-0)** on page 20-35

XAUI PHY Analog Parameters for Arria II GX, Cyclone IV GX, HardCopy IV and Stratix IV Devices

This section describes parameters for the Arria II GX, Cyclone IV GX, and Stratix IV devices; specify your analog options on the **Analog Options** tab.

Table 7-5: PMA Analog Options

Altera Corporation XAUI PHY IP Core

7-7

Advanced Options Parameters

This section describes the settings available on the **Advanced Options** tab.

Table 7-6: Advanced Options

XAUI PHY Configurations

This section describes configurations of the IP core.

The following figure illustrates one configuration of the XAUI IP Core. As this figure illustrates, if your variant includes a single instantiation of the XAUI IP Core, the transceiver reconfiguration control logic is included in the XAUI PHY IP Core. For Arria V, Cyclone V, and Stratix V devices the Transceiver Reconfi-

guration Controller must always be external. Refer to Chapter 16, Transceiver Reconfiguration Controller IP Core for more information about this IP core. The Transceiver Reconfiguration Controller is always separately instantiated in Stratix V and Arria V GZ devices.

Figure 7-2: XAUI PHY with Internal Transceiver Reconfiguration Control

Related Information [Transceiver Reconfiguration Controller IP Core Overview](#page-554-0) on page 17-1

XAUI PHY Ports

This section describes the ports for the IP core.

[Figure 7-3](#page-185-0) illustrates the top-level signals of the XAUI PHY IP Core for the hard IP implementation. This variant is available for Arria II GX, Cyclone IV GX, HardCopy IV and Stratix IV GX devices.**[Figure 7-4](#page-186-0)** illustrates the top-level signals of the XAUI PHY IP Core for the soft IP implementation. With the exception of the optional signals available for debugging and the signals for dynamic reconfiguration of

7-10 XAUI PHY Ports

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20XAUI%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

the transceivers, the top-level signals of the two variants is nearly identical. The DDR XAUI soft IP signals and behavior are the same as the soft IP implementation.

The block diagram shown in the MegaWizard Plug-In Manager GUI labels the external pins with the interface type and places the interface name inside the box. The interface type and name are used to define component interfaces in the **_hw.tcl**. If you turn on Show signals, the block diagram displays all top-level signal names.

For more information about **_hw.tcl** files refer to refer to the Component Interface Tcl Reference chapter in volume 1 of the Intel Quartus Prime Handbook.

Figure 7-3: XAUI Top-Level Signals–Hard IP PCS and PMA

The following figure illustrates the top-level signals of the XAUI PHY IP Core for the soft IP implementa‐ tion for both the single and DDR rates.

Figure 7-4: XAUI Top-Level Signals—Soft PCS and PMA

XAUI PHY Data Interfaces

The XAUI PCS interface to the FPGA fabric uses a SDR XGMII interface. This interface implements a simple version of Avalon-ST protocol. The interface does not include ready or valid signals; consequently, the sources always drive data and the sinks must always be ready to receive data.

For more information about the Avalon-ST protocol, including timing diagrams, refer to the *Avalon Interface Specifications*.

Depending on the parameters you choose, the application interface runs at either 156.25 Mbps or 312.5 Mbps. At either frequency, data is only driven on the rising edge of clock. To meet the bandwidth require‐ ments, the datapath is eight bytes wide with eight control bits, instead of the standard four bytes of data and four bits of control. The XAUI IP Core treats the datapath as two, 32-bit data buses and includes logic to interleave them, starting with the low-order bytes.

Figure 7-5: Interleaved SDR XGMII Data Mapping

For the DDR XAUI variant, the start of control character (0xFB) is aligned to either byte 0 or byte 5.

XAUI PHY IP Core Altera Corporation

Figure 7-6: Byte 0 Start of Frame Transmission Example

Figure 7-7: Byte 5 Start of Frame Transmission Example

Related Information [Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)

SDR XGMII TX Interface

This section describes the signals in the SDR TX XGMII interface.

Table 7-7: SDR TX XGMII Interface

SDR XGMII RX Interface

This section describes the signals in the SDR RX XGMII interface.

Table 7-8: SDR RX XGMII Interface

Transceiver Serial Data Interface

This section describes the signals in the XAUI transceiver serial data interface.

The XAUI transceiver serial data interface has four lanes of serial data for both the TX and RX interfaces. This interface runs at 3.125 GHz or 6.25 GHz depending on the variant you choose. There is no separate clock signal because it is encoded in the data.

Table 7-9: Serial Data Interface

XAUI PHY Clocks, Reset, and Powerdown Interfaces

This section describes the clocks, reset, and oowerdown interfaces.

Figure 7-8: Clock Inputs and Outputs for IP Core with Hard PCS

Figure 7-9: Clock Inputs and Outputs for IP Core with Soft PCS

Table 7-10: Optional Clock and Reset Signals

Refer to Transceiver Reconfiguration Controller for additional information about reset.

Related Information

[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0) on page 17-1

XAUI PHY PMA Channel Controller Interface

This sectiondescribes the signals in the PMA channel controller interface.

XAUI PHY IP Core Altera Corporation

7-16 XAUI PHY Optional PMA Control and Status Interface

XAUI PHY Optional PMA Control and Status Interface

You can access the state of the optional PMA control and status signals available in the soft IP implementation using the Avalon-MM PHY Management interface to read the control and status registers which are detailed in XAUI PHY IP Core Registers . However, in some cases, you may need to know the instanta‐ neous value of a signal to ensure correct functioning of the XAUI PHY. In such cases, you can include the required signal in the top-level module of your XAUI PHY IP Core.

Table 7-12: Optional Control and Status Signals—Soft IP Implementation

Signal Name	Direction	Description
rx_channelaligned	Output	When asserted, indicates that all 4 RX channels are aligned.
rx disperr[7:0]	Output	Received 10-bit code or data group has a disparity error. It is paired with rx_errdetect which is also asserted when a disparity error occurs. The rx_disperr signal is 2 bits wide per channel for a total of 8 bits per XAUI link.
rx errdetect[7:0]	Output	When asserted, indicates an 8B/10B code group violation. It is asserted if the received 10- bit code group has a code violation or disparity error. It is used along with the rx_disperr signal to differentiate between a code violation error, a disparity error, or both. The rx_ errdetect signal is 2 bits wide per channel for a total of 8 bits per XAUI link.
rx_syncstatus[7:0]	Output	Synchronization indication. RX synchroniza- tion is indicated on the rx_syncstatus port of each channel. The rx_syncstatus signal is 2 bits per channel for a total of 8 bits per hard XAUI link. The rx_syncstatus signal is 1 bit per channel for a total of 4 bits per soft XAUI link.
rx_is_lockedtodata[3:0]	Output	When asserted indicates that the RX CDR PLL is locked to the incoming data.

You can access the state of the PMA control and status signals available in the hard IP implementation using the Avalon-MM PHY Management interface to read the control and status registers which are detailed in XAUI PHY IP Core Registers. However, in some cases, you may need to know the instanta‐ neous value of a signal to ensure correct functioning of the XAUI PHY. In such cases, you can include the required signal in the top-level module of your XAUI PHY IP Core.

Table 7-13: Optional Control and Status Signals—Hard IP Implementation, Stratix IV GX Devices

XAUI PHY IP Core Altera Corporation

Altera Corporation XAUI PHY IP Core

XAUI PHY Register Interface and Register Descriptions

This section describes the register interface and descriptions for the IP core.

The Avalon-MM PHY management interface provides access to the XAUI PHY IP Core PCS, PMA, and transceiver reconfiguration registers.

For more information about the Avalon-MM interface, including timing diagrams, refer to the *Avalon Interface Specifications*.

The following table specifies the registers that you can access using the Avalon-MM PHY management interface using word addresses and a 32-bit embedded processor. A single address space provides access to all registers.

Note: Writing to reserved or undefined register addresses may have undefined side effects.

Table 7-15: XAUI PHY IP Core Registers

XAUI PCS

UG-01080

Altera Corporation XAUI PHY IP Core

2020.06.02 XAUI PHY Dynamic Reconfiguration for Arria II GX, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX

For more information about the individual PCS blocks, refer to the Transceiver Architecture chapters of the appropriate device handbook.

Related Information

- **[Loopback Modes](#page-612-0)** on page 17-59
- **[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)**
- **[Transceiver Architecture in Arria II Devices](http://www.altera.com/literature/hb/arria-ii-gx/aiigx_52001.pdf)**
- **Transceiver Architecture in Arria V Devices**
- **[Cyclone IV Transceivers Architecture](http://www.altera.com/literature/hb/cyclone-iv/cyiv-52001.pdf)**
- **[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)**
- **[Transceiver Architecture in HardCopy IV Devices](http://www.altera.com/literature/hb/hardcopy-iv/hiv53001.pdf)**
- **[Transceiver Architecture in Stratix IV Devices](http://www.altera.com/literature/hb/stratix-iv/stx4_siv52001.pdf)**
- **[Transceiver Architecture in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52002.pdf)**

XAUI PHY Dynamic Reconfiguration for Arria II GX, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX

The Arria II GX, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX use the ALTGX_RECONFIG Mega function for transceiver reconfiguration.

For more information about the ALTGX_RECONFIG Megafunction, refer to *ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices* in volume 2 of the *Stratix IV Device Handbook*.

If your XAUI PHY IP Core includes a single transceiver quad, these signals are internal to the core. If your design uses more than one quad, the reconfiguration signals are external.

XAUI PHY IP Core Altera Corporation

7-25

Table 7-16: Dynamic Reconfiguration Interface Arria II GX, Cyclone IV GX, HardCopy IV GX, and Stratix IV GX devices Devices

Related Information

- **[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0)** on page 17-1
- **[ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-iv/stx4_siv53004.pdf)**

XAUI PHY Dynamic Reconfiguration for Arria V, Arria V GZ, Cyclone V and Stratix V Devices

The Arria V, Arria V GZ, Cyclone V, and Stratix V devices use the Transceiver Reconfiguration Controller IP Core for dynamic reconfiguration.

For more information about this IP core, refer to Chapter 16, Transceiver Reconfiguration Controller IP Core.

Each channel and each TX PLL have separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces.

Example 7-2: Informational Messages for the Transceiver Reconfiguration Interface

```
PHY IP will require 8 reconfiguration interfaces for connection to the 
external reconfiguration controller.Reconfiguration interface offsets 0-3 
are connected to the transceiver channels.Reconfiguration interface offsets 
4-7 are connected to the transmit PLLs.
```
Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the number of reconfiguration interfaces by merging reconfiguration interfaces. The synthesized design typically includes a reconfiguration interface for at least three channels because three channels share an Avalon-MM slave interface which connects to the Transceiver Reconfiguration Controller IP Core. Conversely, you cannot connect the three channels that share an Avalon-MM interface to different Transceiver Reconfiguration Controller IP Cores. Doing so causes a Fitter error. For more information, refer to "Transceiver Reconfigu‐ ration Controller to PHY IP Connectivity".

Altera Corporation XAUI PHY IP Core

Related Information

- **[Transceiver Reconfiguration Controller to PHY IP Connectivity](#page-610-0)** on page 17-57
- **[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0)** on page 17-1

Logical Lane Assignment Restriction

If you are using \times 6 or \times N bonding, transceiver dynamic reconfiguration requires that you assign the starting channel number.

Logical channel 0 should be assigned to either physical transceiver channel 1 or channel 4 of a transceiver bank. However, if you have already created a PCB with a different lane assignment for logical lane 0, you can use the workaround shown in the following example to remove this restriction. This redefines the pma_bonding_master parameter using the Intel Quartus Prime Assignment Editor. In this example, the pma_bonding_master was originally assigned to physical channel 1. (The original assignment could also have been to physical channel 4.) The to parameter reassigns the pma_bonding_master to the PHY IP instance name. You must substitute the instance name from your design for the instance name shown in quotation marks

Example 7-3: Overriding Logical Channel 0 Channel Assignment Restrictions in Stratix V Devices for ×6 or ×N Bonding

set_parameter -name pma_bonding_master "\"1\"" -to "<PHY IP instance name>"

Related Information

- **[Transceiver Reconfiguration Controller to PHY IP Connectivity](#page-610-0)** on page 17-57
- **[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0)** on page 17-1

XAUI PHY Dynamic Reconfiguration Interface Signals

This section describes the signals in the reconfiguration interface. This interface uses the Avalon-MM PHY Management interface clock.

Table 7-17: Reconfiguration Interface

7-28 SDC Timing Constraints

Related Information

- **[Transceiver Reconfiguration Controller to PHY IP Connectivity](#page-610-0)** on page 17-57
- **[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0)** on page 17-1

SDC Timing Constraints

The SDC timing constraints and approaches to identify false paths listed for Stratix V Native PHY IP apply to all other transceiver PHYs listed in this user guide. Refer to *SDC Timing Constraints of Stratix V Native PHY* for details.

Related Information

[SDC Timing Constraints of Stratix V Native PHY](#page-405-0) on page 13-72 This section describes SDC examples and approaches to identify false timing paths.

Simulation Files and Example Testbench

Refer to "Running a Simulation Testbench" for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your XAUI PHY IP Core.

Refer to the *Intel FPGA Wiki* for an example testbench that you can use as a starting point in creating your own verification environment.

Related Information

- **[Running a Simulation Testbench](#page-16-0)** on page 1-6
- **[Intel FPGA Wiki](http://www.alterawiki.com/wiki/Category:Transceivers)**

Interlaken PHY IP Core 8

The Altera Interlaken PHY IP Core implements *Interlaken Protocol Specification, Rev 1.2*.

Interlaken is a high speed serial communication protocol for chip-to-chip packet transfers. It supports multiple instances, each with 1 to 24 lanes running at 10.3125 Gbps or greater in Arria V GZ and Stratix V devices. The key advantages of Interlaken are scalability and its low I/O count compared to earlier protocols such as SPI 4.2. Other key features include flow control, low overhead framing, and extensive integrity checking. The Interlaken physical coding sublayer (PCS) transmits and receives Avalon-ST data on its FPGA fabric interface. It transmits and receives high speed differential serial data using the PCML I/O standard.

Figure 8-1: Interlaken PHY IP Core

2020.06.02

For more information about the Avalon-ST protocol, including timing diagrams, refer to the *Avalon Interface Specifications*.

Interlaken operates on 64-bit data words and 3 control bits, which are striped round robin across the lanes to reduce latency. Striping renders the interface independent of exact lane count. The protocol accepts packets on 256 logical channels and is expandable to accommodate up to 65,536 logical channels. Packets are split into small bursts which can optionally be interleaved. The burst semantics include integrity checking and per channel flow control.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

8-2 Interlaken PHY Device Family Support

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Interlaken%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

The Interlaken PCS supports the following framing functions on a per lane basis:

- Gearbox
- Block synchronization
- Metaframe generation and synchronizatio
- 64b/67b encoding and decoding
- Scrambling and descrambling
- Lane-based CRC32
- Disparity DC balancing

For more detailed information about the Interlaken transceiver channel datapath, clocking, and channel placement in Stratix V devices, refer to the "*Interlaken*" section in the *Transceiver Configurations in Stratix V Devices* chapter of the *Stratix V Device Handbook*.

For more detailed information about the Interlaken transceiver channel datapath, clocking, and channel placement in Arria V GZ devices, refer to the "*Interlaken*" section in the *Transceiver Configurations in Arria V Devices* chapter of the *Arria V Device Handbook*.

Refer to *PHY IP Design Flow with Interlaken for Stratix V Devices* for a reference design that implements the Interlaken protocol in a Stratix V device.

Related Information

- **[Interlaken Protocol Specification, Rev 1.2](http://www.interlakenalliance.com/)**
- **[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)**
- **[Transceiver Configurations in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52005.pdf)**
- **[Transceiver Configurations in Arria V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52005.pdf)**
- **[PHY IP Design Flow with Interlaken for Stratix V Devices](http://www.altera.com/literature/an/an634.pdf)**

Interlaken PHY Device Family Support

This section describes the Interlaken PHY device family support.

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- *Final support*—Verified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.

Table 8-1: Device Family Support

Parameterizing the Interlaken PHY

The Interlaken PHY IP Core is available when you select the **Arria V GZ** or **Stratix V** devices. Complete the following steps to configure the Interlaken PHY IP Core in the MegaWizard Plug-In Manager:

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **Interface Protocols** > **Interlaken**, select **Interlaken PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Refer to the following topics to learn more about the parameters:
	- **a.** General Parameters
	- **b.** Optional Port Parameters
	- **c.** Analog Options
- **5.** Click **Finish** to generate your parameterized Interlaken PHY IP Core.

Interlaken PHY General Parameters

This section describes the Interlaken PHY parameters you can set on the **General** tab.

Table 8-2: Interlaken PHY General Options

Interlaken PHY IP Core Altera Corporation

Altera Corporation Interlaken PHY IP Core

Interlaken PHY Optional Port Parameters

This section describes the Interlaken PHY optional port parameters you can set on the **Optional Ports** tab.

Table 8-3: Optional Ports

Interlaken PHY Analog Parameters

This section describes the Interlaken PHY analog parameters.

8-6 Interlaken PHY Interfaces

Related Information

- **[Analog Settings for Arria V GZ Devices](#page-643-0)** on page 20-11
- **[Analog Settings for Stratix V Devices](#page-667-0)** on page 20-35

Interlaken PHY Interfaces

This section describes the Interlaken PHY interfaces.

The following figure illustrates the top-level signals of the Interlaken PHY IP Core; <*n*> is the channel number so that the width of $tx_$ data in 4-lane instantiation is [263:0].

Figure 8-2: Top-Level Interlaken PHY Signals

Note: The **block diagram** shown in the GUI labels the external pins with the *interface type* and places the *interface name* inside the box. The interface type and name are used to define interfaces in the **_hw.tcl**. writing.

For more information about **_hw.tcl**, files refer to the *Component Interface Tcl Reference* chapter in volume 1 of the Intel Quartus Prime Handbook.

Related Information [Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)

Interlaken PHY Avalon-ST TX Interface

This section lists the signals in the Avalon-ST TX interface.

Table 8-4: Avalon-ST TX Signals

I

Altera Corporation Interlaken PHY IP Core

Interlaken PHY Avalon-ST RX Interface

This section lists the signals in the Avalon-ST RX interface.

Table 8-5: Avalon-ST RX Signals

Interlaken PHY IP Core Altera Corporation

Altera Corporation Interlaken PHY IP Core

Interlaken PHY TX and RX Serial Interface

This section describes the signals in the chip-to-chip serial interface.

Table 8-6: Serial Interface

Interlaken PHY PLL Interface

This section describes the signals in the PLL interface.

Altera Corporation Interlaken PHY IP Core

Table 8-7: PLL Interface

Interlaken Optional Clocks for Deskew

This section describes the optional clocks that you can create to reduce clock skew.

Table 8-8: Deskew Clocks

Interlaken PHY Register Interface and Register Descriptions

This section describes the register interface and register descriptions.

The Avalon-MM PHY management interface provides access to the Interlaken PCS and PMA registers, resets, error handling, and serial loopback controls. You can use an embedded controller acting as an Avalon-MM master to send read and write commands to this Avalon-MM slave interface.

The following table specifies the registers that you can access using the Avalon-MM PHY management interface using word addresses and a 32-bit embedded processor. A single address space provides access to all registers. Writing to reserved or undefined register addresses may have undefined side effects.

Note: All undefined register bits are reserved.

Table 8-10: Interlaken PHY Registers

Interlaken PHY IP Core Altera Corporation

PMA Control and Status Registers

Altera Corporation Interlaken PHY IP Core

Related Information

[Loopback Modes](#page-612-0) on page 17-59

Interlaken PHY IP Core Altera Corporation

Why Transceiver Dynamic Reconfiguration

Dynamic reconfiguration is necessary to calibrate transceivers to compensate for variations due to PVT.

As silicon progresses towards smaller process nodes, circuit performance is affected more by variations due to process, voltage, and temperature (PVT). These process variations result in analog voltages that can be offset from required ranges. Dynamic reconfiguration calibrates transceivers to compensate for variations due to PVT,

Each channel and each TX PLL have separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The following example shows the messages for a 4-channel Interlaken PHY IP Core.

Example 8-1: Informational Messages for the Transceiver Reconfiguration Interface

PHY IP will require 5 reconfiguration interfaces for connection to the external reconfiguration controller. Reconfiguration interface offsets 0-3 are connected to the transceiver channels.

Reconfiguration interface offset 4 is connected to the transmit PLL.

Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the number of reconfiguration interfaces by merging reconfiguration interfaces. The synthesized design typically includes a reconfiguration interface for at least three channels because three channels share an Avalon-MM slave interface which connects to the Transceiver Reconfiguration Controller IP Core. Conversely, you cannot connect the three channels that share an Avalon-MM interface to different Transceiver Reconfiguration Controller IP cores. Doing so causes a Fitter error. For more information, refer to "Transceiver Reconfigu‐ ration Controller to PHY IP Connectivity" .

Dynamic Transceiver Reconfiguration Interface

This section describes the signals in the reconfiguration interface. This interface uses the Avalon-MM PHY Management interface clock.

Table 8-11: Reconfiguration Interface

Altera Corporation Interlaken PHY IP Core

Note: Transceiver dynamic reconfiguration requires that you assign the starting channel number.

Interlaken PHY TimeQuest Timing Constraints

This section describes the Interlaken PHY TimeQuest timing constraints.

You must add the following TimeQuest constraint to your Synopsys Design Constraints File (.sdc) timing constraint file:

```
derive_pll_clocks -create_base_clocks
```
Note: The SDC timing constraints and approaches to identify false paths listed for Stratix V Native PHY IP apply to all other transceiver PHYs listed in this user guide. Refer to *SDC Timing Constraints of Stratix V Native PHY* for details.

Related Information

[SDC Timing Constraints of Stratix V Native PHY](#page-405-0) on page 13-72 This section describes SDC examples and approaches to identify false timing paths.

Interlaken PHY Simulation Files and Example Testbench

This section describes the Interlaken PHY simulation files and example testbench.

Refer to " Running a Simulation Testbench" for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your Interlaken PHY IP Core.

Refer to the Altera Wiki for an example testbench that you can use as a starting point in creating your own verification environment.

Related Information

- **[Running a Simulation Testbench](#page-16-0)** on page 1-6
- **[Altera Wiki](http://www.alterawiki.com/wiki/Category:Transceivers)**

Interlaken PHY IP Core Altera Corporation

PHY IP Core for PCI Express (PIPE) 9

2020.06.02

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20PHY%20IP%20Core%20for%20PCI%20Express%20(PIPE)%20&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

The Altera PHY IP Core for PCI Express (PIPE) implements physical coding sublayer (PCS) and physical media attachment (PMA) modules for Gen1, Gen2, and Gen3 data rates.

The Gen1 and Gen2 datapaths are compliant to the *Intel PHY I nterface for PCI Express (PIPE) Architecture PCI Express 2.0* specification. The Gen3 datapath is compliant to the *PHY Interface for the PCI Express Architecture PCI Express 3.0* specification. You must connect this PHY IP Core for PCI Express to a thirdparty PHY MAC to create a complete PCI Express design.

The PHY IP Core for PCI Express supports \times 1, \times 2, \times 4, or \times 8 operation for a total aggregate bandwidth ranging from 2 to 64 Gbps. In Gen1 and Gen2 modes, the PCI Express protocol uses 8B/10B encoding which has a 20% overhead. Gen3 modes uses 128b/130b encoding which has an overhead of less than 1%. The Gen3 PHY initially trains to L0 at the Gen1 data rate using 8B/10B encoding. When the data rate changes to Gen3, the link changes to 128b/130b encoding.

Altera also provides a complete hard IP solution for PCI Express that includes the Transaction, Data Link and PHY MAC. For more information about Altera's complete hard IP solution, refer to the *Stratix V Hard IP for PCI Express IP Core User Guide*.

[Figure 9-1](#page-226-0) illustrates the top-level blocks of the Gen3 PCI Express PHY (PIPE) for Stratix V GX devices. **[Figure 9-2](#page-226-0)** illustrates the top-level blocks of the Gen1 and Gen2 IP cores. As these figures illustrate, the PIPE interface connects to a third-party MAC PHY implemented using soft logic in the FPGA fabric. The reconfiguration buses connect to the Transceiver Reconfiguration Controller IP Core. For more information about this component, refer to Transceiver Reconfiguration Controller IP Core. An embedded processor connects to an Avalon-MM PHY management interface for control and status updates.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

Figure 9-1: Gen3 PCI Express PHY (PIPE) with Hard IP PCS and PMA in Arria V GZ and Stratix V GX Devices

Figure 9-2: Gen1 and Gen2 PCI Express PHY (PIPE) with Hard IP PCS and PMA in Arria V GZ and Stratix V GX Devices

For more detailed information about the PCI Express PHY PIPE transceiver channel datapath, clocking, and channel placement, refer to the "PCI Express" section in the in the *Transceiver Configurations in Arria V GZ Devices or Transceiver Configurations in Stratix V Devices* as appropriate.

Related Information

- **[Intel PHY I nterface for PCI Express \(PIPE\) Architecture PCI Express 2.0](http://www.intel.com)**
- **[PHY Interface for the PCI Express Architecture PCI Express 3.0](http://www.intel.com)**

Altera Corporation PHY IP Core for PCI Express (PIPE)

- **[Stratix V Hard IP for PCI Express IP Core User Guide](http://www.altera.com/literature/ug/ug_s5_pcie.pdf)**
- **[Transceiver Configurations in Arria V GZ Devices or Transceiver Configurations in Stratix V](http://www.altera.com/literature/hb/arria-v/av_53008.pdf) [Devices](http://www.altera.com/literature/hb/arria-v/av_53008.pdf)**

PHY for PCIe (PIPE) Device Family Support

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- *Final support*—Verified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.

Table 9-1: Device Family Support

PHY for PCIe (PIPE) Resource Utilization

This section describes PIPE resource utilization.

Because the PHY IP Core for PCI Express is implemented in hard logic it uses less than 1% of the available adaptive logic modules (ALMs), memory, primary and secondary logic registers.

Parameterizing the PHY IP Core for PCI Express (PIPE)

Complete the following steps to configure the PHY IP Core for PCI Express in the MegaWizard Plug-In Manager:

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **IP Catalog** >**Interfaces** > **PCI Express**, select**PHY IP Core for PCI Express (PIPE)**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Refer to the General Options Parameters to learn more about the parameters.
- **5.** Click **Finish** to generate your customized PHY IP Core for PCI Express variant.

⁽⁵⁾ Cyclone V devices only supports Gen1.

PHY for PCIe (PIPE) General Options Parameters

This section describes the PHY IP Core for PCI Express parameters, which you can set using the MegaWizard Plug-In Manager; the settings are available on the **General Options** tab.

9-6 PHY for PCIe (PIPE) Interfaces

Related Information

- **[Intel PHY Interface for PCI Express \(PIPE\) Architecture PCI Express 2.0](http://www.intel.com)**
- **[PHY Interface for the PCI Express Architecture PCI Express 3.0](http://www.intel.com)**

PHY for PCIe (PIPE) Interfaces

This section describes interfaces of the PHY IP Core for PCI Express (PIPE).

The following figure illustrates the top-level pinout of the PHY IP Core for PCI Express PHY. The port descriptions use the following variables to represent parameters:

- <*n*>—The number of lanes
- <*d*>—The total deserialization factor from the input pin to the PHY MAC interface.
- <*s*>—The symbols size.
- <*r*>—The width of the reconfiguration interface; <r> is automatically calculated based on the selected configuration.

Figure 9-3: Top-Level Signals of the PHY IP Core for PCI Express

Altera Corporation PHY IP Core for PCI Express (PIPE)

Note: The **block diagram** shown in the GUI labels the external pins with the *interface type* and places the *interface name* inside the box. The interface type and name are used in the **_hw.tcl** file. If you turn on **Show signals**, the **block diagram** displays all top-level signal names.

For more information about **_hw.tcl** files, refer to refer to the *Component Interface Tcl Reference* chapter in volume 1 of the *Intel Quartus Prime Handbook*.

Related Information

[Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)

PHY for PCIe (PIPE) Input Data from the PHY MAC

Input data signals are driven from the PHY MAC to the PCS. This interface is compliant to the appropriate PIPE interface specification.

For more information about the Avalon-ST protocol, including timing diagrams, refer to the *Avalon Interface Specifications*.

Table 9-3: Avalon-ST TX Inputs

Altera Corporation PHY IP Core for PCI Express (PIPE)

Table 9-4: Preset Mappings to TX De-Emphasis

Altera Corporation PHY IP Core for PCI Express (PIPE)

Related Information

- **[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)**
- **[Intel PHY Interface for PCI Express \(PIPE\) Architecture](http://www.intel.com)**
- **[PCI Express Base Specification, Rev. 3.](http://www.pcisig.com/)**

PHY for PCIe (PIPE) Output Data to the PHY MAC

This section describes the PIPE output signals. These signals are driven from the PCS to the PHY MAC. This interface is compliant to the appropriate PIPE interface specification.

Table 9-5: Avalon-ST RX Inputs

Altera Corporation PHY IP Core for PCI Express (PIPE)

Figure 9-4: Rate Switch from Gen1 to Gen2 Timing Diagram

In the figure, Time T1 is pending characterization and <*n*> is the number of lanes.

Related Information

[PCI Express Base Specification, Rev. 3.0](http://www.pcisig.com/)

PHY for PCIe (PIPE) Clocks

This section describes the clock ports.

Table 9-6: Clock Ports

The following table lists the pipe_pclk frequencies for all available PCS interface widths. Doubling the FPGA transceiver width haves the required frequency.

PHY for PCIe (PIPE) Clock SDC Timing Constraints for Gen3 Designs

For Gen3 designs, you must add the following timing constraints to force Timequest to analyze the design at Gen1, Gen2 and Gen3 data rates. Include these constraints in your top-level SDC file for the project.

Add the following command to force Timequest analysis at 250 MHz.

```
create_generated_clock -name clk_g3 -source [get_ports {pll_refclk}] \ 
-divide_by 2 -multiply_by 5 -duty_cycle 50 -phase 0 -offset 0 [get_nets 
 {*pipe_nr_inst|transceiver_core|inst_sv_xcvr_native|inst_sv_pcs|\
|ch[*].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface|pld8gtxclkout}] -add
```
Add the following command to force Timequest analysis at 62.5 MHz.

```
create_generated_clock -name clk_g1 -source [get_ports {pll_refclk}] \setminus-divide_by 8 -multiply_by 5 -duty_cycle 50 -phase 0 -offset 0 [get_nets
{*pipe_nr_inst|transceiver_core|inst_sv_xcvr_native|inst_sv_pcs| \
ch[*].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface|pld8gtxclkout}] -add
```

```
#creating false paths between these clock groups
set_clock_groups -asynchronous -group [get_clocks clk_g3]
set_clock_groups -asynchronous -group [get_clocks clk_g1]
set_clock_groups -asynchronous -group [get_clocks *pipe_nr_inst| \
transceiver_core|inst_sv_xcvr_native|inst_sv_pcs|ch[*]. \
inst_sv_pcs_ch|inst_sv_hssi_8g_tx_pcs|wys|clkout]
```
PHY for PCIe (PIPE) Optional Status Interface

This section describes the signals the optional status signals.

Table 9-8: Status Signals

(6) $\langle n \rangle$ is the number of lanes. $\langle d \rangle$ is the deserialization factor. $\langle p \rangle$ is the number of PLLs.

Altera Corporation PHY IP Core for PCI Express (PIPE)

PHY for PCIe (PIPE) Serial Data Interface

This section describes the differential serial TX and RX connections to FPGA pins.

For information about channel placement, refer to "Transceiver Clocking and Channel Placement Guidelines" in the *Transceiver Configurations in Arria V GZ Devices* or "Transceiver Clocking and Channel Placement Guidelines" in the *Transceiver Configurations in Stratix V Devices* as appropriate.

Note: For soft IP implementations of PCI Express, channel placement is determined by the Intel Quartus Prime fitter.

For information about channel placement of the Hard IP PCI Express IP Core, refer to the *Channel Placement Gen1 and Gen2 and Channel Placement Gen3* sections in the *Stratix V Hard IP for PCI Express User Guide*.

Related Information

- **[Transceiver Configurations in Arria V GZ Devices](http://www.altera.com/literature/hb/arria-v/av_53008.pdf)**
- **[Transceiver Configurations in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52005.pdf)**
- **[Stratix V Hard IP for PCI Express User Guide](http://www.altera.com/literature/ug/ug_s5_pcie.pdf)**

PHY IP Core for PCI Express (PIPE) Altera Corporation

⁽⁶⁾ $\langle n \rangle$ is the number of lanes. $\langle d \rangle$ is the deserialization factor. $\langle p \rangle$ is the number of PLLs.

PHY for PCIe (PIPE) Register Interface and Register Descriptions

The Avalon-MM PHY management interface provides access to the PHY IP Core for PCI Express PCS and PMA features that are not part of the standard PIPE interface. You can use an embedded controller acting as an Avalon-MM master to send read and write commands to this Avalon-MM slave interface.

The following figure provides a high-level view of this hardware; modules shown in white are hard logic and modules shown in gray are soft logic.

Altera Corporation PHY IP Core for PCI Express (PIPE)

[PHY for PCIe \(PIPE\) Register Interface and Register Descriptions](#page-240-0) on page 9-16 describes the registers that you can access over the Avalon-MM PHY management interface using word addresses and a 32-bit embedded processor. A single address space provides access to all registers.

Note: Writing to reserved or undefined register addresses may have undefined side effects.

Table 9-11: PCI Express PHY (PIPE) IP Core Registers

PHY IP Core for PCI Express (PIPE) Altera Corporation

Altera Corporation PHY IP Core for PCI Express (PIPE)

PHY IP Core for PCI Express (PIPE) Altera Corporation

Altera Corporation PHY IP Core for PCI Express (PIPE)

For more information about the individual PCS blocks, refer to *Transceiver Architecture in Stratix V Devices* in the *Stratix V Device Handbook*.

Related Information

[Transceiver Architecture in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52002.pdf)

PHY for PCIe (PIPE) Link Equalization for Gen3 Data Rate

Gen3 requires both TX and RX link equalization because of the data rate, the channel characteristics, receiver design, and process variations. The link equalization process allows the Endpoint and Root Port to adjust the TX and RX setup of each lane to improve signal quality. This process results in Gen3 links with a receiver Bit Error Rate (BER) that is less than 10^{-12} .

Altera Corporation PHY IP Core for PCI Express (PIPE)

"*Section 4.2.3 Link Equalization Procedure for 8.0 GT/s Data Rate*" in the *PCI Express Base Specification, Rev. 3.0* provides detailed information about the four-stage link equalization procedure. A new LTSSM state, Recovery.Equalization with Phases 0–3, reflects progress through Gen3 equalization. Phases 2 and 3 of link equalization are optional; however, the link must progress through all four phases, even if no adjustments occur. Skipping Phases 2 and 3 speeds up link training at the expense of link BER optimiza‐ tion.

Related Information

[PHY Interface for the PCI Express Architecture PCI Express 3.0](http://www.intel.com)

Phase 0

Phase 0 includes the following steps:

- **1.** Upstream component enters Phase 0 of equalization during Recovery.Rcvrconfig by sending EQ TS2 training sets with starting presets for the downstream component. EQ TS2 training sets may be sent at 2.5 GT/s or 5 GT/s.
- **2.** The downstream component enters Phase 0 of equalization after exiting Recovery.Speed at 8 GT/s. It receives the starting presets from the training sequences and applies them to its transmitter. At this time, upstream component has entered Phase 1 and is operating at 8 GT/s.
- **3.** To move to Phase 1, the receiver must have a BER $< 10^{-4}$ and should be able to decode enough consecutive training sequences.
- **4.** The downstream component must detect training sets with Equalization Control (EC) bits set to 2'b01 in order to move to EQ Phase 1.

Phase 1

During Phase 1 of equalization process, the link partners exchange FS (Full Swing) and LF (Low Frequency) information. These values represent the upper and lower bounds for the TX coefficients. The receiver uses this information to calculate and request the next set of transmitter coefficients.

- **1.** Once training sets with EC bits set to 1'b0 are captured on all lanes, the upstream component moves to EQ Phase 2 sending EC=2'b10 along with starting pre-cursor, main cursor, and post-cursor coefficients.
- **2.** The downstream component detects these new training sets, and moves to EQ Phase 2.

Phase 2 (Optional)

This section describes the (optional) Phase 2.

During Phase 2, the Endpoint tunes the TX coefficients of the Root Port. The TS1 Use Preset bit determines whether the Endpoint uses presets for coarse resolution or coefficients for fine resolution.

Note: If you are using the PHY IP Core for PCI Express (PIPE) PCI Express as an Endpoint, you cannot perform Phase 2 tuning. The PIPE interface does not provide any measurement metric to the Root Port to guide coefficient preset decision making. The Root Port should reflect the existing coefficients and move to the next phase. The default Full Swing (FS) value advertized by Altera device is 40 and Low Frequency (LF) is 13.

If you are using the PHY IP Core for PCI Express (PIPE) PCI Express as Root Port, the End Point can tune the Root Port TX coefficients.

PHY IP Core for PCI Express (PIPE) Altera Corporation

9-24 Phase 3 (Optional)

The tuning sequence typically includes the following steps:

- **1.** The Endpoint receives the starting presets from the Phase 2 training sets sent by the Root Port.
- **2.** The circuitry in the Endpoint receiver determines the BER and calculates the next set of transmitter coefficients using FS and LF and embeds this information in the Training Sets for the Link Partner to apply to its transmitter.

The Root Port decodes these coefficients and presets, performs legality checks for the three transmitter coefficient rules and applies the settings to its transmitter and also sends them in the Training Sets. Three rules for transmitter coefficients are:

a. $|C_{-1}| \leq F|$ floor (FS/4)

- **b.** $|C_{-1}|+C_0+|C_{+1}| = FS$
- **c.** C_0 - $|C_{-1}|$ - $|C_{+1}|$ >= LF

Where:

 C_0 is the main cursor (boost)

 C_{-1} is the pre-cursor (pre shoot)

 C_{+1} is the post-cursor (de emphasis)

3. This process is repeated until the downstream component's receiver achieves a BER of < 10-12 .

Phase 3 (Optional)

This section describes the (optional) Phase 3.

During this phase, the Root Port tunes the Endpoint's transmitter. This process is analogous to Phase 2 but operates in the opposite direction.

Note: If you are using the PHY IP Core for PCI Express (PIPE) PCI Express as a Root Port, you cannot perform Phase 3 tuning.

Once Phase 3 tuning is complete, the Root Port moves to Recovery.RcvrLock, sending EC=2'b00, along with the final coefficients or preset agreed upon in Phase 2. The Endpoint moves to Recovery.RcvrLock using the final coefficients or preset agreed upon in Phase 3.

Recommendations for Tuning Link Partner's Transmitter

This section describes tuning link partner's transmitter.

To improve the BER of the StratixV receiver, Altera recommends that you turn on Adaptive Equalization (AEQ) one-time mode during Phase 2 Equalization for Endpoints or Phase 3 Equalization for Root Ports. You enable AEQ through the Transceiver Reconfiguration Controller IP Core. For more information about this component, refer to Transceiver Reconfiguration Controller IP Core. For more information about running AEQ, refer to AEQ Registers.

Note: AEQ must be turned off while switching from Gen3 to Gen1 or from Gen3 to Gen2.

Enabling Dynamic PMA Tuning for PCIe Gen3

"Section 4.2.3 Link Equalization Procedure for 8.0 GT/s Data Rate" in the PCI Express Base Specification, Rev. 3.0 provides detailed information about the four-stage link equalization procedure. However, in some

Altera Corporation PHY IP Core for PCI Express (PIPE)

instances you may want to override the specified four-stage link equalization procedure to dynamically tune PMA settings. Follow these steps to override Gen3 equalization:

- **1.** Connect the Transceiver Reconfiguration Controller IP Core to your PHY IP Core for PCI Express as shown in PCI Express PIPE IP Core Top-Level Modules.
- **2.** For each transmitter port, use the Intel Quartus Prime Assignment Editor to assign the **Transmitter VOD/Preemphasis Control Source** the value **RAM_CTL**.
- **3.** Recompile your design.

You can now use the Transceiver Reconfiguration Controller to change VOD and pre-emphasis settings.

Related Information

[PHY Interface for the PCI Express Architecture PCI Express 3.0](http://www.intel.com)

PHY for PCIe (PIPE) Dynamic Reconfiguration

Dynamic reconfiguration calibrates each channel to compensate for variations due to process, voltage, and temperature (PVT).

For Stratix V devices, each channel and each TX PLL have separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The following example shows the messages for a 8-channel PHY IP Core for PCI Express (PIPE).

Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the total number of reconfiguration interfaces by merging reconfiguration interfaces. The synthesized design typically includes a reconfiguration interface for at least three channels because the three channels within each transceiver triplet share a single physical Avalon-MM slave interface which connects to the Transceiver Reconfigura‐ tion Controller IP Core. Conversely, you cannot connect the three channels that share this single physical Avalon-MM interface to different Transceiver Reconfiguration Controllers. Doing so causes a Fitter error. For more information, refer to"Transceiver Reconfiguration Controller to PHY IP Connectivity".

Example 9-1: Informational Messages for the Transceiver Reconfiguration Interface

PHY IP will require 9 reconfiguration interfaces for connection to the external reconfiguration controller.

Reconfiguration interface offsets 0-7 are connected to the transceiver channels.

Reconfiguration interface offset 8 is connected to the transmit PLL.

The reconfiguration interface uses the Avalon-MM PHY Management interface clock.

Table 9-12: Reconfiguration Interface Signals

Logical Lane Assignment Restriction

If you are using \times 6 or \times N bonding, transceiver dynamic reconfiguration requires that you assign the starting channel number.

Transceiver dynamic reconfiguration requires that you assign the starting channel number. For PCIe ×8 configurations, logical channel 0 must be assigned to either physical transceiver channel 1 or channel 4 of a transceiver bank. For PCIe x4 configurations, logical channel 1 must be assigned to either physical transceiver channel 1 or channel 4 of a transceiver bank. However, if you have already created a PCB with a different lane assignment for PCIe ×8 logical lane 0 or PCIe ×4 logical lane 1, you can use the workaound shown in the example below to remove this restriction; the example redefines the pma_bonding_master parameter using the Intel Quartus Prime Assignment Editor. In this example, the pma_bonding_master was originally assigned to physical channel 1. (The original assignment could also have been to physical channel 4.) The to parameter reassigns the pma_bonding_master to the PHY IP Core for PCI Express (PIPE) instance name. You must substitute the instance name from your design for the instance name shown in quotation marks

Example 9-2: Overriding Logical Channel 0 Channel Assignment Restrictions in Stratix V Devices for ×6 or ×N Bonding

set_parameter -name pma_bonding_master "\"1\"" -to "<PHY IP instance name>"

PHY for PCIe (PIPE) Simulation Files and Example Testbench

Refer to Running a Simulation Testbench for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your PHY IP Core for PCI Express.

Refer to the Intel FPGA Wiki for an example testbench that you can use as a starting point in creating your own verification environment.

Related Information [Intel FPGA Wiki](http://www.alterawiki.com/wiki/Category:Transceivers)

Altera Corporation PHY IP Core for PCI Express (PIPE)

Custom PHY IP Core

2020.06.02

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Custom%20PHY%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

The Altera Custom PHY IP Core is a generic PHY that you can customize for use in Arria V, Cyclone V, or Stratix V FPGAs. You can connect your application's MAC-layer logic to the Custom PHY to transmit and receive data at rates of 0.611–6.5536 Gbps for Arria V GX devices, 0.611–6.5536 Gbps in Arria V GT devices, 0.622–9.8304 Gbps in Arria V GZ devices, 0.611–3.125 Gbps for Cyclone V GX devices, 0.611– 5.000 Gbps for Cyclone V GT devices, and 0.622–11.0 Gbps for Stratix V devices. You can parameterize the physical coding sublayer (PCS) to include the functions that your application requires.

The following functions are available:

- 8B/10B encode and decode
- Three word alignment modes
- Rate matching
- Byte ordering

By setting the appropriate options using the MegaWizard Plug-In Manager, you can configure the Custom PHY IP Core to support many standard protocols, including all of the following protocols:

- Serial Data Converter (SDC(JESD204A))
- Serial digital interface (SDI)
- Ethernet (1.25 and 2.50 Gbps)
- Serial RapidIO[®] (SRIO) 1.3
- Serial ATA (SATA) and serial attached SCSI (SAS) Gen1, Gen2, and Gen3
- Gigabit-capable passive optical network (GPON)

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

Figure 10-1: Custom PHY IP Core

Related Information

- **[To access control and status registers in the Custom PHY, your design must include an embedded](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf) [controller with an Avalon-MM master interface](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)**
- **[Transceiver Configurations in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52005.pdf)**

Device Family Support

IP cores provide either final or preliminary support for target Altera device families.

These terms have the following definitions:

- Final support—Verified with final timing models for this device.
- Preliminary support—Verified with preliminary timing models for this device.

Table 10-1: Device Family Support

Performance and Resource Utilization

Because the PCS and PMA are both implemented in hard logic, the Custom PHY IP Core requires less than 1% of FPGA resources.

Table 10-2: Custom PHY IP Core Performance and Resource Utilization—Stratix V GT Device

Parameterizing the Custom PHY

Complete the following steps to configure the Custom PHY IP Core:

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **IP Catalog** > **Interfaces** > **Transceiver PHY**, select **Custom PHY** .
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Refer to the following topics to learn more about the parameters:
	- **a. General Parameters**
	- **b. [Word Alignment Parameters](#page-257-0)** on page 10-7
	- **c. [Rate Match FIFO Parameters](#page-260-0)** on page 10-10
	- **d. [Rate Match FIFO Parameters](#page-260-0)** on page 10-10**[8B/10B Encoder and Decoder Parameters](#page-261-0)** on page 10-11
	- **e. [Byte Order Parameters](#page-262-0)** on page 10-12
	- **f. [PLL Reconfiguration Parameters](#page-265-0)** on page 10-15
	- **g. [Analog Parameters](#page-266-0)** on page 10-16
- **5.** Click Finish to generate your parameterized Custom PHY IP Core.

General Options Parameters

The General Options tab allows you to set the basic parameters of your transceiver PHY.

Altera Corporation Custom PHY IP Core

Altera Corporation Custom PHY IP Core

Table 10-4: Reset Mode

The CDR can be put in either manual or automatic mode. The CDR mode is controlled with the pma_rx_set_locktodata and pma_rx_set_locktoref registers. This table shows the required settings to control the CDR mode.

Related Information

[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)

Word Alignment Parameters

The word aligner restores word boundaries of received data based on a predefined alignment pattern. This pattern can be 7, 8, 10, 16, 20, or 32 bits long. The word alignment module searches for a programmed pattern to identify the correct boundary for the incoming stream.

Table 10-5: Word Aligner Options

Altera Corporation Custom PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Custom%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Table 10-6: More Information about Word Aligner Functions

Related Information

- **[Transceiver Architecture in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52002.pdf)**
- **[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_5v3.pdf)**
- **[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)**

Rate Match FIFO Parameters

The rate match FIFO compensates for small clock frequency differences between the upstream transmitter and the local receiver clocks by inserting or removing skip (SKP) symbols or ordered-sets from the interpacket gap (IPG) or idle streams. It deletes SKP symbols or ordered-sets when the upstream transmitter reference clock frequency is greater than the local receiver reference clock frequency. It inserts SKP symbols or ordered-sets when the local receiver reference clock frequency is greater than the upstream transmitter reference clock frequency.

If you enable the rate match FIFO, the MegaWizard Plug-In Manager provides options to enter the rate match insertion and deletion patterns. The lower 10 bits are the control pattern, and the upper 10 bits are the skip pattern.

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Custom%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Table 10-7: Rate Match FIFO Options

Note: If you have the auto-negotiation state machine in your transceiver design, please note that the rate match FIFO is capable of inserting or deleting the first two bytes (K28.5//D2.2) of /C2/ ordered sets during auto-negotiation. However, the insertion or deletion of the first two bytes of /C2/ ordered sets can cause the auto-negotiation link to fail. For more information, visit **[Altera Knowledge Base](http://www.altera.com/support/kdb/solutions/rd09182013_734.html) [Support Solution](http://www.altera.com/support/kdb/solutions/rd09182013_734.html)**.

8B/10B Encoder and Decoder Parameters

The 8B/10B encoder generates 10-bit code groups (control or data word) with proper disparity from the 8 bit data and 1-bit control identifier. The 8B/10B decoder receives 10-bit data from the rate matcher and decodes it into an 8-bit data and 1-bit control identifier.

Table 10-8: 8B/10B Options

Byte Order Parameters

The byte ordering block is available when the PCS width is doubled at the byte deserializer. Byte ordering identifies the first byte of a packet by determining whether the programmed start-of-packet (SOP) pattern is present; it inserts enough pad characters in the data stream to force the SOP to the lowest order byte lane.

Note: You cannot enable Rate Match FIFO when your application requires byte ordering. Because the rate match function inserts and deletes idle characters, it may shift the SOP to a different byte lane.

Table 10-9: Byte Order Options

I

Altera Corporation Custom PHY IP Core

PLL Reconfiguration Parameters

Table 10-10: PLL Reconfigurations

Custom PHY IP Core Altera Corporation

Related Information [General Options Parameters](#page-253-0) on page 10-3

Analog Parameters

Click the appropriate link to specify the analog options for your device:

Related Information

• **[Analog Settings for Arria V Devices](#page-634-0)** on page 20-2

- **[Analog Settings for Arria V GZ Devices](#page-643-0)** on page 20-11
- **[Analog Settings for Cyclone V Devices](#page-658-0)** on page 20-26
- **[Analog Settings for Stratix V Devices](#page-667-0)** on page 20-35

Presets for Ethernet

Presets allow you to specify a group of parameters to implement a particular protocol or application. If you apply the presets for GIGE-1.25 Gbps or GIGE–2.5 Gbps, parameters with specific required values for those protocols are set for you. Selecting a preset does not prevent you from changing any parameter to meet the requirements of your design.

Table 10-11: Presets for Ethernet Protocol

Custom PHY IP Core Altera Corporation

Altera Corporation Custom PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Custom%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Interfaces

Figure 10-2: Custom PHY Top-Level Signals

The variables in Figure 9–2 represent the following parameters:

- *<n>*—The number of lanes
- *<w>*—The width of the FPGA fabric to transceiver interface per lane
- *<s>* The symbol size
- *<p>*—The number of PLLs

Figure 10-3: Custom PHY Interfaces

Note: By default **block diagram** shown in the MegaWizard Plug-In Manager labels the external pins with the interface type and places the *interface name* inside the box. The interface type and name are used in the **_hw.tcl** file that describes the component. If you turn on **Show signals**, the **block diagram** displays all top-level signal names.

Related Information

[Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)

Data Interfaces

This topic describes the Avalon-ST TX and RX interface signals as well as the serial interface and status signals.

Table 10-12: Avalon-ST TX Interface Signals

Altera Corporation Custom PHY IP Core

Table 10-13: Location of Valid Data Words for tx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 11-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths. The byte serializer allows the PCS to operate at twice the data width of the PMA . This feature allows the PCS to run at a lower frequency and accommodates a wider range of FPGA interface widths.

Table 10-14: Avalon-ST RX Interface Signals

These signals are driven from the PCS to the MAC. This is an Avalon source interface.

10-22 Data Interfaces

Altera Corporation Custom PHY IP Core

Ξ

Table 10-15: Location of Valid Data Words for rx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 11-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths. The byte deserializer allows the PCS to operate at twice the data width of the PMA . This feature allows the PCS to run at a lower frequency and accommodates a wider range of FPGA interface widths.

Table 10-16: Serial Interface and Status Signals

Clock Interface

The input reference clock, pll_ref_clk, drives a PLL inside the PHY-layer block, and a PLL output clock, rx_clkout is used for all data, command, and status inputs and outputs.

Table 10-17: Clock Signals

Custom PHY IP Core Altera Corporation

10-24 Optional Status Interface

Related Information

[Data Interfaces](#page-270-0) on page 10-20

Optional Status Interface

This topic describes the optional status signals for the TX and RX interface.

Table 10-18: Serial Interface and Status Signals

Altera Corporation Custom PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Custom%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Custom PHY IP Core Altera Corporation

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Custom%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Optional Reset Control and Status Interface

This topic describes the signals in the optional reset control and status interface. These signals are available if you do not enable the embedded reset controller.

Table 10-19: Avalon-ST RX Interface

Related Information

- **[Timing Constraints for Bonded PCS and PMA Channels](#page-625-0)** on page 18-11
- **[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)**
- **[Transceiver Reset Control in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53003.pdf)**
- **[Transceiver Reset Control in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53003.pdf)**

Register Interface and Register Descriptions

The Avalon-MM PHY management interface provides access to the Custom PHY PCS and PMA registers, resets, error handling, and serial loopback controls. You can use an embedded controller acting as an Avalon-MM master to send read and write commands to this Avalon-MM slave interface.

Custom PHY IP Core Altera Corporation

Figure 10-4: Custom PHY IP Core

Table 10-20: Avalon-MM PHY Management Interface

Altera Corporation Custom PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Custom%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Custom PHY IP Core Registers

This topic specifies the registers that you can access over the PHY management interface using word addresses and a 32-bit embedded processor. A single address space provides access to all registers.

Note: Writing to reserved or undefined register addresses may have undefined side effects.

PMA Common Control and Status Registers

Table 10-21: PMA Common Control and Status Registers

Reset Control Registers–Automatic Reset Controller

Table 10-22: Reset Control Registers–Automatic Reset Controller

Custom PHY IP Core Altera Corporation

Reset Controls –Manual Mode

Table 10-23: Reset Controls –Manual Mode

PMA Control and Status Registers

Custom PCS

Table 10-25: Custom PCS

Altera Corporation Custom PHY IP Core

SDC Timing Constraints

The SDC timing constraints and approaches to identify false paths listed for Stratix V Native PHY IP apply to all other transceiver PHYs listed in this user guide. Refer to *SDC Timing Constraints of Stratix V Native PHY* for details.

Related Information

[SDC Timing Constraints of Stratix V Native PHY](#page-405-0) on page 13-72

This section describes SDC examples and approaches to identify false timing paths.

Dynamic Reconfiguration

As silicon progresses towards smaller process nodes, circuit performance is affected more by variations due to process, voltage, and temperature (PVT). These process variations result in analog voltages that can be offset from required ranges.

The calibration performed by the dynamic reconfiguration interface compensates for variations due to PVT.

Each channel and each TX PLL have separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The following example shows the messages for a single duplex channel parameterized for the 1.25 GIGE protocol.

Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the number of reconfiguration interfaces by merging reconfiguration interfaces. The synthesized design typically includes a reconfiguration interface for at least three channels because three channels share an Avalon-MM slave interface which connects to the Transceiver Reconfiguration Controller IP Core. Conversely, you cannot connect the three channels that share an Avalon-MM interface to different Transceiver Reconfiguration Controller IP Cores. Doing so causes a Fitter error.

Example 10-1: Informational Messages for the Transceiver Reconfiguration Interface

```
PHY IP will require 2 reconfiguration interfaces for 
connection to the external reconfiguration controller.
Reconfiguration interface offset 0 is connected to the transceiver channel.
Reconfiguration interface offset 1 is connected to the transmit PLL.
```
Table 10-26: Reconfiguration Interface

Transceiver dynamic reconfiguration requires that you assign the starting channel number if you are using ×6 or ×N bonding. Logical channel 0 should be assigned to either physical transceiver channel 1 or channel 4 of a transceiver bank. However, if you have already created a PCB with a different lane assignment for logical lane 0, you can use the workaound shown in the following example to remove this restriction. The example redefines the pma_bonding_master parameter using the Intel Quartus Prime Assignment Editor. In this example, the pma_bonding_master was originally assigned to physical channel 1. (The original assignment could also have been to physical channel 4.) The to parameter reassigns the pma_bonding_master to the Custom PHY instance name. You must substitute the instance name from your design for the instance name shown in quotation marks

Example 10-2: Overriding Logical Channel 0 Channel Assignment Restrictions in Stratix V Devices for ×6 or ×N Bonding

```
set_parameter -name pma_bonding_master "\"1\"" -to 
"<custom phy instance>|altera_xcvr_custom:my_custom_phy_inst|
sv_xcvr_custom_nr:S5|sv_xcvr_custom_native:transceiver_core|
sv_xcvr_native:gen.sv_xcvr_native_insts[0].gen_bonded_group.sv_xcvr_native_in
st"
```
Related Information

[Transceiver Reconfiguration Controller to PHY IP Connectivity](#page-610-0) on page 17-57

Altera Corporation Custom PHY IP Core

[Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20Custom%20PHY%20IP%20Core%20(UG-01080%202020.06.02)&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Low Latency PHY IP Core

The Altera Low Latency PHY IP Core receives and transmits differential serial data, recovering the RX clock from the RX input stream. The PMA connects to a simplified PCS, which contains a phase compensation FIFO. Depending on the configuration you choose, the Low Latency PHY IP Core instantiates one of the following channels:

- GX channels using the Standard PCS
- GX channels using the 10G PCS
- GT channels in PMA Direct mode

An Avalon-MM interface provides access to control and status information. The following figure illustrates the top-level modules of the Low Latency PHY IP Core.

Figure 11-1: Low Latency PHY IP Core-Stratix V Devices

Because the Low Latency PHY IP Core bypasses much of the PCS, it minimizes the PCS latency.

For more detailed information about the Low Latency datapath and clocking, refer to the refer to the "Stratix V GX Device Configurations" section in the *Transceiver Configurations in Stratix V Devices* chapter of the *Stratix V Device Handbook*.

Related Information

[Transceiver Configurations in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52006.pdf)

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

how part of Intel

*Other names and brands may be claimed as the property of others.

Device Family Support

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- *Final support—*Verified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.

The following table shows the level of support offered by the Low Latency PHY IP Core for Altera device families.

Table 11-1: Device Family Support

Performance and Resource Utilization

The following table shows the typical expected device resource utilization for different configurations using the current version of the Intel Quartus Prime software targeting a Stratix V GX (5SGSMD612H35C2) device.

Table 11-2: Low Latency PHY Performance and Resource Utilization—Stratix V GX Device

Implementa- tion	Number of Lanes	Serialization Factor	Worst-Case Frequency	Combinational ALUTs	Dedicated Registers	Memory Bits
11 Gbps	$\mathbf{1}$	32 or 40	599.16	112	95	θ
11 Gbps	$\overline{4}$	32 or 40	584.8	141	117	$\mathbf{0}$
11 Gbps	10	32 or 40	579.71	192	171	θ
6 Gbps (10 Gbps) datapath)	$\mathbf{1}$	32 or 40	608.27	111	93	$\mathbf{0}$
6 Gbps (10 Gbps) datapath)	$\overline{4}$	32 or 40	454.96	141	117	θ

Altera Corporation Low Latency PHY IP Core

UG-01080

Parameterizing the Low Latency PHY

Complete the following steps to configure the Low Latency PHY IP Core in the MegaWizard Plug-In Manager:

- **1.** Under **Tools** > **IP Catalog**, select **Stratix V** as the device family.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Transceiver PHY**, select **Low Latency PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Refer to the following topics to learn more about the parameters:

.
11-4 General Options Parameters

- **General Options Parameters** on page 11-4
- **[Additional Options Parameters](#page-291-0)** on page 11-7
- **[PLL Reconfiguration Parameters](#page-294-0)** on page 11-10
- **[Low Latency PHY Analog Parameters](#page-296-0)** on page 11-12
- **5.** Click **Finish** to generate your parameterized Low Latency PHY IP Core.

General Options Parameters

The following table lists the settings available on **General Options** tab:

Table 11-3: Low Latency PHY General Options

Altera Corporation Low Latency PHY IP Core

message panel if the **PLL type** that you select is not available at the frequency specified.

The following table lists **Standard** and **10G** datapath widths for the FPGA fabric-transceiver interface, the PCS-PMA interface, and the resulting frequencies for the tx_clkout and rx_clkout parallel clocks. In almost all cases, the parallel clock frequency is described by the following equation:

 $frequency_{parallel clock} = data rate/FPGA fabrictransfer interface width$

Note: The FPGA fabric transceiver interface width is always 128 bits for the **GT** datapath.

Table 11-4: Datapath Width Support

Altera Corporation Low Latency PHY IP Core

Related Information

- **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**
- **[Transceiver Clocking in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52003.pdf)**

Additional Options Parameters

The parameters on the **Additional Options** tab control clocking and datapath options. Both bonded (×N) and non-bonded modes are available. In bonded modes, a single PLL can drive all channels. In nonbonded modes, each channel may have its own PLL.

Low Latency PHY IP Core Altera Corporation

⁽⁷⁾ For this datapath configuration, the tx_clkout frequency generated by the Low Latency PHY is the **data rate** /40. You must generate a /50 frequency clock from the /40 clock and feed this clock back into the tx_ coreclkin. The rx_clkout frequency generated by the Low Latency PHY is /40 of the data rate. You must generate a /50 frequency from the recovered clock and feed this back into the rx_coreclkin.

⁽⁸⁾ For this datapath configuration, the tx_clkout frequency generated by the Low Latency PHY is the **data rate**/32. You must generate a /64 frequency clock from the /32 clock and feed this clock back into the $tx_$ coreclkin. The rx_clkout frequency generated by the Low Latency PHY is the data rate/32. You must generate a /64 frequency from the recovered clock and feed this back into the rx_coreclkin

The following table describes the options available on the **Additional Options** tab:

Table 11-5: Additional Options

Altera Corporation Low Latency PHY IP Core

Related Information

- **[Stratix V Transceiver Clocking](http://www.altera.com/literature/hb/stratix-v/stx5_52003.pdf)**
- **[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)**

PLL Reconfiguration Parameters

The following table describes the options available on the **PLL Reconfiguration** tab.

Note: The PLL reconfiguration options are not available for the GT datapath.

Altera Corporation Low Latency PHY IP Core

Related Information

- **[PLL Reconfiguration](#page-587-0)** on page 17-34
- **[General Options Parameters](#page-288-0)** on page 11-4

Low Latency PHY Analog Parameters

For analog parameters refer to Analog Settings for Stratix V Devices.

Related Information

[Analog Parameters Set Using QSF Assignments](#page-633-0) on page 20-1

Low Latency PHY Interfaces

The following figure illustrates the top-level signals of the Custom PHY IP Core. The variables in this figure represent the following parameters:

- <n>—The number of lanes
- <w>—The width of the FPGA fabric to transceiver interface per lane

Altera Corporation Low Latency PHY IP Core

Figure 11-2: Top-Level Low Latency Signals

Note: By default **block diagram** shown in the MegaWizard Plug-In Manager labels the external pins with the *interface type* and places the *interface name* inside the box. The interface type and name are used in the **_hw.tcl** file that describes the component. If you turn on **Show signals**, the **block diagram** displays all toplevel signal names.

For more information about **_hw.tcl** files refer to refer to the **[Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)** chapter in volume 1 of the Intel Quartus Prime Handbook.

Low Latency PHY Data Interfaces

The following table describes the signals in the Avalon-ST interface. This interface drives AvalonST TX and RX data to and from the FPGA fabric. These signals are named from the point of view of the MAC so that the TX interface is an Avalon-ST sink interface and the RX interface is an Avalon-ST source.

Table 11-7: Avalon-ST interface

Signal Name	Direction	Description
tx parallel_data[<n><w>-1:0]</w></n>	Input	This is TX parallel data driven from the MAC FPGA fabric. The ready latency on this interface is 0, so that the PCS in Low- Latency Bypass Mode or the MAC in PMA Direct mode must be able to accept data as soon as it comes out of reset.
tx clkout $[\nn>-1:0]$	Output	This is the clock for TX parallel data.

The following table describes the signals that comprise the serial data interface:

Table 11-8: Serial Data Interface

Optional Status Interface

The following table describes the signals that comprise the optional status interface:

Table 11-9: Optional Status Interface

Low Latency PHY Clock Interface

The following table describes reference clock for the Low Latency PHY. The input reference clock, pll_ref_clk, drives a PLL inside the PHY-layer block, and a PLL output clock, rx_clkout is used for all data, command, and status inputs and outputs.

Table 11-10: Clock Signals

Low Latency PHY IP Core Altera Corporation

Optional Reset Control and Status Interface

The following table describes the signals in the optional reset control and status interface. These signals are available if you do not enable the embedded reset controller. For more information including timing diagrams, refer to **[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)** in volume 2 of the Stratix V Device Handbook.

Table 11-11: Avalon-ST RX Interface

Related Information [Timing Constraints for Bonded PCS and PMA Channels](#page-625-0) on page 18-11

Altera Corporation Low Latency PHY IP Core

Register Interface and Register Descriptions

The Avalon-MM PHY management interface provides access to the Low Latency PHY PCS and PMA registers that control the TX and RX channels, the PMA powerdown, PLL registers, and loopback modes. The following figure provides a high level view of this hardware.

The following table describes the signals in the PHY Management interface:

For more information about the Avalon-MM and Avalon-ST protocols, including timing diagrams, refer to the **[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)** .

The following table describes the registers that you can access over the PHY Management Interface using word addresses and a 32-bit embedded processor. The automatic reset controller automatically performs the required reset sequence. After this reset sequence completes, you can manually initiate TX or RX resets using the reset_control control register. You can also specify the clock data recovery (CDR) circuit to lock to the incoming data or the reference clock using the pma_rx_set_locktodata and pma_rx_set_locktoref registers.

Note: Writing to reserved or undefined register addresses may have undefined side effects.

Table 11-13: Low Latency PHY IP Core Registers (Part 1 of 2)

Altera Corporation Low Latency PHY IP Core

Dynamic Reconfiguration

As silicon progresses towards smaller process nodes, circuit performance is affected more by variations due to process, voltage, and temperature (PVT). These process variations result in analog voltages that can be offset from required ranges. The calibration performed by the dynamic reconfiguration interface compensates for variations due to PVT.

Each channel and each TX PLL have separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The following example shows the messages for a single duplex channel.

Example 11-1: Informational Messages for the Transceiver Reconfiguration Interface

PHY IP will require 2 reconfiguration interfaces for connection to the external reconfiguration controller.

Reconfiguration interface offset 0 is connected to the transceiver channel.

Low Latency PHY IP Core Altera Corporation

Reconfiguration interface offset 1 is connected to the transmit PLL.

Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the number of reconfiguration interfaces by merging reconfiguration interfaces. The synthesized design typically includes a reconfiguration interface for at least three channels because three channels share an Avalon-MM slave interface which connects to the Transceiver Reconfiguration Controller IP Core. Conversely, you cannot connect the three channels that share an Avalon-MM interface to different Transceiver Reconfiguration Controller IP Cores. Doing so causes a Fitter error. For more information, refer to Transceiver Reconfigu‐ ration Controller to PHY IP Connectivity.

The following table describes the signals in the reconfiguration interface. This interface uses a clock provided by the reconfiguration controller.

Table 11-14: Reconfiguration Interface

If you are using \times 6 or \times N bonding, transceiver dynamic reconfiguration requires that you assign the starting channel number. Logical channel 0 should be assigned to either physical transceiver channel 1 or channel 4 of a transceiver bank. However, if you have already created a PCB with a different lane assignment for logical lane 0, you can use the workaound shown in The following example to remove this restriction. This example redefines the pma_bonding_master parameter using the Intel Quartus Prime Assignment Editor. In this example, the pma_bonding_master was originally assigned to physical channel 1. (The original assignment could also have been to physical channel 4.) The to parameter reassigns the pma_bonding_master to the Low Latency PHY instance name. You must substitute the instance name from your design for the instance name shown in quotation marks.

Example 11-2: Overriding Logical Channel 0 Channel Assignment Restrictions in Stratix V Devices for ×6 or ×N Bonding

set_parameter -name pma_bonding_master "\"1\"" -to "<low latency phy instance>

|altera_xcvr_low_latency_phy:my_low_latency_phy_inst|sv_xcvr_low_latency_phy_nr:

sv_xcvr_low_latency_phy_nr_inst|sv_xcvr_10g_custom_native:sv_xcvr_10g_custom_native_inst

|sv_xcvr_native:sv_xcvr_native_insts[0].gen_bonded_group_native.sv_xcvr_native_inst"

Altera Corporation Low Latency PHY IP Core

SDC Timing Constraints

The SDC timing constraints and approaches to identify false paths listed for Stratix V Native PHY IP apply to all other transceiver PHYs listed in this user guide. Refer to *SDC Timing Constraints of Stratix V Native PHY* for details.

Related Information

[SDC Timing Constraints of Stratix V Native PHY](#page-405-0) on page 13-72 This section describes SDC examples and approaches to identify false timing paths.

Simulation Files and Example Testbench

Refer to Running a Simulation Testbench for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your Low Latency PHY IP Core.

Refer to the **[Altera wiki](http://www.alterawiki.com/wiki/Category:Transceivers)** for an example testbench that you can use as a starting point in creating your own verification environment.

Deterministic Latency PHY IP Core12

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Deterministic%20Latency%20PHY%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Deterministic latency enables accurate delay measurements and known timing for the transmit (TX) and receive (RX) datapaths as required in applications such as wireless communication systems, emerging Ethernet standards, and test and measurement equipment. The Deterministic Latency PHY IP Core support 1-32 lanes with a continuous range of data rates from 611–6144 Mbps for Arria V devices, 0.6222–6.144 Gbps in Arria V GZ, 611–5000 Mbps in Cyclone V devices, and 611 Mbps–12200 Mbps for Stratix V devices. By setting the appropriate options using the MegaWizard Plug-In Manager, you can configure the Deterministic Latency PHY IP Core to support many industry-standard protocols that require deterministic latency, including the following protocols:

- Common Public Radio Interface (CPRI)
- Open Base Station Architecture Initiative (OBSAI)
- 1588 Ethernet

2020.06.02

For more information about using the Deterministic Latency PHY IP Core to implement CPRI, refer to the application note, *Implementing the CPRI Protocol Using the Deterministic PHY IP Core*.

The following figure illustrates the top-level interfaces and modules of the Deterministic Latency PHY IP Core. As the figure shows, the physical coding sublayer (PCS) includes the following functions:

- TX and RX Phase Compensation FIFO
- Byte serializer and deserializer
- 8B/10B encoder and decoder
- Word aligner
- TX bit slipper

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

Figure 12-1: Deterministic Latency PHY IP Core

The data that the Deterministic Latency PHY receives data on its FPGA fabric interface employs the Avalon Streaming (Avalon-ST) protocol to transmit and receive data. The Avalon-ST protocol is a simple protocol designed for driving high bandwidth, low latency, unidirectional data. The Deterministic Latency PHY IP Core also includes an Avalon Memory-Mapped (Avalon-MM) interface to access control and status registers. This is a standard, memory-mapped protocol that is normally used to read and write registers and memory. The transceiver reconfiguration interface connects to the Altera Transceiver Reconfiguration Controller IP Core which can dynamically reconfigure transceiver settings. Finally, the PMA transmits and receives serial data.

Related Information

- **[Implementing the CPRI Protocol Using the Deterministic PHY IP Core](http://www.altera.com/literature/an/an653.pdf)**
- **[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)**

Deterministic Latency Auto-Negotiation

The Deterministic Latency PHY IP Core supports auto-negotiation. When required, the channels initialize at the highest supported frequency and switch to successively lower data rates if frame synchronization is not achieved.

If your design requires auto-negotiation, choose a base data rate that minimizes the number of PLLs required to generate the clocks required for data transmission. By selecting an appropriate base data rate, you can change data rates by changing the divider used by the clock generation block. The following table shows an example where setting two base data rates, 4915.2 and 6144 Mbps, with the appropriate clock dividers generates almost the full range of data rates required by the CPRI protocol.

Note: You can use PMA Direct mode in the Transceiver Native PHYs for CPRI applications that require higher frequencies. For more information refer to the following documents:

Related Information

- **[Arria V Transceiver Native PHY IP Core](#page-409-0)** on page 14-1
- **[Stratix V Transceiver Native PHY IP Core](#page-334-0)** on page 13-1

Altera Corporation Deterministic Latency PHY IP Core

Achieving Deterministic Latency

This section provides an overview of the calculation that help you achieve deterministic delay in the Deterministic Latency PHY IP core.

This figure illustrates the TX and RX channels when configured as a wireless basestation communicating to a remote radio head (RRH) using a CPRI or OBSAI interface. The figure also provides an overview of the calculations that guarantee deterministic delay. As this figure illustrates, you can use a general-purpose PLL to generate the clock that drives the TX CMU PLL or an external reference clock input pin.

Figure 12-2: Achieving Deterministic Latency for the TX and RX Datapaths

The TX and RX Phase Compensation FIFOs always operate in register mode.

To control the total latency through the datapath, use sampling techniques in a delay estimate FIFO to measure the phase difference between the tx_c lkout and rx_c lkout, and the clock output of the PLL (as shown in above figure) and ensure the delay through the FIFO to a certain accuracy.

Note: Systems that require multiple frequencies in a single transceiver block must use a delay estimate FIFO to determine delay estimates and the required phase adjustments.

Deterministic Latency PHY Delay Estimation Logic

This section provides the equations to calculate delays when the Deterministic Latency PHY IP core implements CPRI protocol.

This section provides the equations to calculate delays when the Deterministic Latency PHY IP Core implements CPRI protocol. CPRI defines the radio base station interface between network radio equipment controllers (REC) and radio equipment (RE) components.

Example 12-1: For RE

Note:

In single width (PMA =10) mode, add one UI delay per value of rx_std_bitslipboundaryselect. For constant round-trip delay ($RX+TX$), set tx_std_bits litslipboundaryselect $\langle = (5'd9 - rx_std_bitslip$ boundaryselect).

In double width (PMA =20) mode, add one UI delay per value of (5'd9 - rx_std_bitslipboundaryselect). For constant round-trip delay (RX+TX), set tx_std_bitslipboundaryselect <= rx_std_bitslipboundaryselect.

Example 12-2: For REC

For REC

Example 12-3: For Round Trip Delay

Example 12-4: Total Delay Uncertainty

Round trip delay estimates are subject to process, voltage, and temperature (PVT) variation.

Table 12-1: TX PCS Total Latency

(9) This latency is calculated assuming that the optional tx_std_bitslipboundaryselect is set to zero. Add one UI of latency per value of this port. For example, if tx_std_bitslipboundaryselect is set to one, add one UI of latency to the total.

Deterministic Latency PHY IP Core Altera Corporation

Table 12-2: RX PCS Total Latency

The RX compensation FIFO is in register mode. When the byte serializer/deserializer in turned on, the latency through is function depends on the location of the alignment pattern. When the alignment pattern is in the upper symbol, the delay is 0.5 cycles. When the alignment pattern is in the lower symbol, the delay is 1.0 cycles.

Table 12-3: PMA Datapath Total Latency

The latency numbers in this table are actual hardware delays .

Deterministic Latency PHY Device Family Support

This section describes Deterministic Latency PHY IP core device support.

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- Final support—Verified with final timing models for this device.
- Preliminary support—Verified with preliminary timing models for this device.

Altera Corporation Deterministic Latency PHY IP Core

⁽¹⁰⁾ When the word aligner is in manual mode, and the byte deserializer is turned off, add x UI of latency to the total latency if rx_std_bitslipboundaryselect is outputting x. For constant RX + TX latency, set $tx_std_bitslipboundaryselect = 5d9 - rx_std_bitslipboundaryselect.$

⁽¹¹⁾ When the word aligner is in manual mode, and the byte serializer is turned on, add (19-x) UI of latency to the total latency if rx_std_bitslipboundaryselect is outputting x. For constant RX + TX latency, set tx_std_bitslipboundaryselect = rx_std_bitslipboundaryselect.

Parameterizing the Deterministic Latency PHY

This section provides a list of steps on how to configure Deterministic Latency PHY

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Transceiver PHY**, select **Deterministic Latency PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
	- **a.** Set the Deterministic Latency PHY general options parameters.
	- **b.** Set the Deterministic Latency PHY additional options parameters.
	- **c.** Set the Deterministic Latency PHY PLL reconfiguration parameters as required.
	- **d.** Set the Deterministic Latency PHY additional options parameters as required.
- **4.** Click **Finish**.

Generates your customized Deterministic Latency PHY IP Core.

General Options Parameters for Deterministic Latency PHY

This section describes how to set basic parameters of your transceiver PHY for the Deterministic Latency PHY IP core using the general options tab.

Use the **General Options** tab to set your basic device parameter settings.

Table 12-5: General Options

Altera Corporation Deterministic Latency PHY IP Core

The following table lists the available channel widths available at selected frequencies. The channel width options are restricted by the following maximum FPGA-PCS fabric interface frequencies:

- Arria V devices—153.6 MHz
- Cyclone V devices—153.6 MHz
- Stratix V devices—221 MHz

Table 12-6: Sample Channel Width Options for Supported Serial Data Rates

Additional Options Parameters for Deterministic Latency PHY

This section describes the settings available on the Additional Options tab for the Deterministic Latency PHY IP core.

I

Altera Corporation Deterministic Latency PHY IP Core

Related Information

- **[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0)** on page 17-1
- **[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)**
- **[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)**
- **[Transceiver Architecture in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52002.pdf)**

PLL Reconfiguration Parameters for Deterministic Latency PHY

The section describes the PLL Reconfiguration options for the Deterministic Latency PHY IP core.

This table lists the PLL Reconfiguration options. For more information about transceiver reconfiguration registers, refer to PLL Reconfiguration.

Deterministic Latency PHY IP Core Altera Corporation

Table 12-7: PLL Reconfiguration Options

TX PLL (0–3) (Refer to General Options for a detailed explanation of these parameters.)

Altera Corporation Deterministic Latency PHY IP Core

Related Information

[Transceiver Reconfiguration Controller PLL Reconfiguration](#page-581-0) on page 17-28

Deterministic Latency PHY Analog Parameters

This section provides links to describe analog parameters for the Deterministic Latency PHY IP core.

The following links provide information to specify the analog options for your device:

Related Information

- **[Analog Settings for Arria V Devices](#page-634-0)** on page 20-2
- **[Analog Settings for Arria V GZ Devices](#page-643-0)** on page 20-11
- **[Analog Settings for Cyclone V Devices](#page-658-0)** on page 20-26
- **[Analog Settings for Stratix V Devices](#page-667-0)** on page 20-35

Interfaces for Deterministic Latency PHY

This section describes the top-level signals of the Deterministic Latency PHY IP Core.

The following figure illustrates the top-level signals of the Deterministic Latency PHY IP Core. The variables in the figure represent the following parameters:

- <n>—The number of lanes
- <w>—The width of the FPGA fabric to transceiver interface per lane
- <s>— The symbol size
- <p>—The number of PLLs

Deterministic Latency PHY IP Core Altera Corporation

Figure 12-3: Deterministic Latency PHY Top-Level Signals

The **block diagram** shown in the MegaWizard Plug-In Manager labels the external pins with the interface type and places the interface name inside the box. The interface type and name are used in the **_hw.tcl** file that describes the component. If you turn on **Show signals**, the **block diagram** displays all top-level signal names.

Related Information

[Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)

Data Interfaces for Deterministic Latency PHY

This section describes the signals Avalon_ST protocol, output interface, and the differential serial data interface for the Deterministic Latency PHY IP core.

For more information about the Avalon-ST protocol, including timing diagrams, refer to the Avalon Interface Specifications.

Table 12-8: Avalon-ST TX Interface

The following table describes the signals in the Avalon-ST input interface. These signals are driven from the MAC to the PCS. This is an Avalon sink interface.

Altera Corporation Deterministic Latency PHY IP Core

Table 12-9: Signal Definitions for tx_parallel_data with and without 8B/10B Encoding

The following table shows the signals within tx_parallel_data that correspond to data, control, and status signals.

Table 12-10: Avalon-ST RX Interface

The following table describes the signals in the Avalon-ST output interface. These signals are driven from the PCS to the MAC. This is an Avalon source interface.

Table 12-11: Signal Definitions for rx_parallel_data with and without 8B/10B Encoding

This table shows the signals within $rx_parallel_data$ that correspond to data, control, and status signals.

Altera Corporation Deterministic Latency PHY IP Core

Table 12-12: Serial Interface and Status Signals

This table describes the differential serial data interface and the status signals for the transceiver serial data interface. <*n*> is the number of lanes.

Related Information [Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)

Clock Interface for Deterministic Latency PHY

This section describes the clocks for the Deterministic Latency PHY IP core.

The following table describes clocks for the Deterministic Latency PHY. The input reference clock, pll_ref_clk, drives a PLL inside the PHY-layer block, and a PLL output clock, rx_clkout is used for all data, command, and status inputs and outputs.

Table 12-13: Clock Signals

Optional TX and RX Status Interface for Deterministic Latency PHY

This section describes the optional TX and RX status interface settings for the Deterministic Latency PHY IP core.

Table 12-14: Serial Interface and Status Signals

Altera Corporation Deterministic Latency PHY IP Core

Optional Reset Control and Status Interfaces for Deterministic Latency PHY

The following table describes the signals in the optional reset control and status interface. These signals are available if you do not enable the embedded reset controller.

Related Information

- **[Transceiver Reset Control in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53003.pdf)**
- **[Transceiver Reset Control in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53003.pdf)**
- **[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)**

Register Interface and Descriptions for Deterministic Latency PHY

Describes the register interface and descriptions for the Deterministic Latency PHY IP core.

The Avalon-MM PHY management interface provides access to the Deterministic Latency PHY PCS and PMA registers that control the TX and RX channels, the PMA powerdown and PLL registers, and loopback modes.

The following figure illustrates the role of the PHY Management module in the Deterministic Latency PHY.

Altera Corporation Deterministic Latency PHY IP Core

Table 12-16: Avalon-MM PHY Management Interface

Deterministic Latency PHY IP Core Altera Corporation

Note: Writing to reserved or undefined register addresses may have undefined side effects.

This table specifies the registers that you can access over the PHY management interface using word addresses and a 32-bit embedded processor. A single address space provides access to all registers.

Table 12-17: Deterministic Latency PHY IP Core Registers

Word Addr	Bits	R/W	Register Name	Description				
PMA Common Control and Status Registers								
0x021	[31:0]	RW	cal_blk_powerdown	Writing a 1 to channel $\lt n$ > powers down the calibration block for channel $\langle n \rangle$.				
0x022	[31:0]	R	pma_tx_pll_is_locked	Bit[P] indicates that the TX CMU PLL (P) is locked to the input reference clock. There is typically one pma_tx_pll_is_locked bit per system.				
Reset Control Registers-Automatic Reset Controller								
0x041	[31:0]	RW	reset_ch_bitmask	Reset controller channel bitmask for digital resets. The default value is all 1s. Channel $\lt n$ $>$ can be reset when bit $\langle n \rangle = 1$.				
0x42	$[1:0]$	W	reset_control (write)	Writing a 1 to bit 0 initiates a TX digital reset using the reset controller module. The reset affects channels enabled in the reset_ch_bitmask. Writing a 1 to bit 1 initiates a RX digital reset of channels enabled in the reset_ch_bitmask.				
		\mathbb{R}	reset_status (read)	Reading bit 0 returns the status of the reset controller TX ready bit. Reading bit 1 returns the status of the reset controller RX ready bit.				
Reset Controls -Manual Mode								

Altera Corporation Deterministic Latency PHY IP Core

Altera Corporation Deterministic Latency PHY IP Core

Related Information

[Loopback Modes](#page-612-0) on page 17-59

Dynamic Reconfiguration for Deterministic Latency PHY

Dynamic reconfiguration compensates for circuit variations due to process, voltage, and temperature (PVT).

These process variations result in analog voltages that can be offset from required ranges. The calibration performed by the dynamic reconfiguration interface compensates for variations due to PVT.

Each channel and each TX PLL has a separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The following example shows the messages for a single duplex channel.

Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the number of reconfiguration interfaces by merging reconfiguration interfaces. The synthesized design typically includes a reconfiguration interface for at least three channels because three channels share an Avalon-MM slave interface which connects to the Transceiver Reconfiguration Controller IP Core. Conversely, you cannot connect the three channels that share an Avalon-MM interface to different Transceiver Reconfiguration Controller IP Cores. Doing so causes a Fitter error. For more information, refer to Transceiver Reconfigu‐ ration Controller to PHY IP Connectivity.

Example 12-5: Information Messages for the Transceiver Reconfiguration Interface

```
PHY IP will require 2 reconfiguration interfaces for
              connection to the external reconfiguration controller.
Reconfiguration interface offset 0 is connected to the
              transceiver channel.
Reconfiguration interface offset 1 is connected to the
              transmit PLL.
```
Deterministic Latency PHY IP Core Altera Corporation

Table 12-18: Reconfiguration Interface

This table lists the signals in the reconfiguration interface. This interface uses the Avalon-MM PHY Management interface clock.

Related Information

[Transceiver Reconfiguration Controller to PHY IP Connectivity](#page-610-0) on page 17-57

Channel Placement and Utilization for Deterministic Latency PHY

This section describes the channel placement utilization restrictions for the Deterministic Latency PHY IP core.

The Deterministic Latency PHY IP Core has the following restriction on channel placement:

• Channels 1 and 2 in transceiver banks GXB_L0 and GXB_R0 of Arria V devices are not available for deterministic latency protocols. However, in Arria V GZ devices, these channels are available for deterministic latency protocols.

The following figure shows the placement of transceiver banks in Arria V devices and indicates the channels that are not available.

Altera Corporation Deterministic Latency PHY IP Core

Note:

(1) In Arria V GZ devices, channel 1 and 2 are available for deterministic latency protocols.

SDC Timing Constraints

The SDC timing constraints and approaches to identify false paths listed for Stratix V Native PHY IP apply to all other transceiver PHYs listed in this user guide. Refer to *SDC Timing Constraints of Stratix V Native PHY* for details.

Related Information

[SDC Timing Constraints of Stratix V Native PHY](#page-405-0) on page 13-72 This section describes SDC examples and approaches to identify false timing paths.

Simulation Files and Example Testbench for Deterministic Latency PHY

This section describes simulation file requirements for the Deterministic Latency PHY IP core.

Refer to *Running a Simulation Testbench* for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your Deterministic Latency PHY IP Core.

Related Information [Running a Simulation Testbench](http://www.altera.com/literature/hb/qts/qts_qii53025.pdf)

Altera Corporation Deterministic Latency PHY IP Core

Stratix V Transceiver Native PHY IP Core

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Stratix%20V%20Transceiver%20Native%20PHY%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

The Stratix V Transceiver Native PHY IP Core provides direct access to all control and status signals of the transceiver channels. Unlike protocol-specific PHY IP Cores, the Native PHY IP Core does not include an Avalon Memory-Mapped (Avalon-MM) interface. Instead, it exposes all signals directly as ports. The Stratix V Transceiver Native PHY IP Core provides the following three datapaths:

- Standard PCS
- 10G PCS

2020.06.02

PMA Direct

You can enable the Standard PCS, the 10G PCS, or both if your design uses the Transceiver Reconfiguration Controller to change dynamically between the two PCS datapaths. The transceiver PHY does not include an embedded reset controller. You can either design custom reset logic or incorporate Altera's "Transceiver PHY Reset Controller IP Core" to implement reset functionality. In PMA Direct mode, the Native PHY provides direct access to the PMA from the FPGA fabric; consequently, the latency for transmitted and received data is very low. However, you must implement any PCS function that your design requires in the FPGA fabric.

The following figure illustrates the use of the Stratix V Transceiver Native PHY IP Core. As this figure illustrates, TX PLL and clock data recovery (CDR) reference clocks from the pins of the device are input to the PLL module and CDR logic. When enabled, the 10G or Standard PCS drives TX parallel data and receives RX parallel data. When neither PCS is enabled the Native PHY operates in PMA Direct mode.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

In a typical design, the separately instantiated Transceiver PHY Reset Controller drives reset signals to Native PHY and receives calibration and locked status signal from the Native PHY. The Native PHY reconfiguration buses connect the external Transceiver Reconfiguration Controller for calibration and dynamic reconfiguration of the PLLs.

You specify the initial configuration when you parameterize the IP core. The Transceiver Native PHY IP Core connects to the Transceiver Reconfiguration Controller IP Core to dynamically change reference clocks and PLL connectivity at runtime.

Device Family Support for Stratix V Native PHY

This section describes the device family support available in the Stratix V native PHY.

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- Final support—Verified with final timing models for this device.
- Preliminary support—Verified with preliminary timing models for this device.

Table 13-1: Device Family Support

This tables lists the level of support offered by the Stratix V Transceiver Native PHY IP Core for Altera device families.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Performance and Resource Utilization for Stratix V Native PHY

This section describes the performance resource utilization for Stratix V native PHY.

Because the 10G PCS, Standard PCS, and PMA are implemented in hard logic, the Stratix V Native PHY IP Core uses less than 1% of the available ALMs, memory, primary and secondary logic registers.

Parameter Presets

Presets allow you to specify a group of parameters to implement a particular protocol or application.

If you apply a preset, the parameters with specific required values are set for you. When applied, the preset is in boldface and remains as such unless you change some of the preset parameters. Selecting a preset does not prevent you from changing any parameter to meet the requirements of your design. The following figure illustrates the Preset panel and form to create custom presets.

Figure 13-2: Preset Panel and Form To Create Custom Presets

Parameterizing the Stratix V Native PHY

This section provides a list of instructions on how to configure the Stratix V Native PHY IP core

Complete the following steps to configure the Stratix V Native PHY IP Core

- **1.** Under **Tools** > **IP Catalog**, select **Stratix V** as the device family.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Transceiver PHY**, select **Stratix V Native PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Click **Finish**.

Generates your customized Stratix V Native PHY IP Core.

General Parameters for Stratix V Native PHY

This section describes the datapath parameters in the General Options tab for the Stratix V native PHY.

Table 13-2: General and Datapath Options

The following table lists the parameters available on the General Options tab. Note that you can enable the Standard PCS, the 10G PCS, or both if you intend to reconfigure between the two available PCS datapaths.

Datapath Options Enable TX datapath On/Off When you turn this option **On**, the core includes the TX datapath. **Enable RX datapath On/Off** When you turn this option **On**, the core includes the RX datapath. **Enable Standard PCS On/Off** When you turn this option **On**, the core includes the Standard PCS . You can enable both the Standard and 10G PCS if you plan to dynamically reconfigure the Native PHY. **Enable 10G PCS On/Off** When you turn this option **On**, the core includes the 10G PCS. You can enable both the **Standard** and **10G PCS** if you plan to dynamically reconfigure the Native PHY. **Initial PCS datapath selection Enable Standard PCS Enable 10G PCS** Specifies the active datapath when you enable both the **Standard PCS** and **10G PCS**. **Number of data channels** Device Dependent Specifies the total number of data channels in each direction. From 1-32 channels are supported.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Related Information

[Transceiver Clocking in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52003.pdf)

PMA Parameters for Stratix V Native PHY

This section describes the PMA parameters for the Stratix V native PHY.

Table 13-3: PMA Options

The following table describes the options available for the PMA. For more information about the PMA, refer to the *PMA Architecture* section in the *Transceiver Architecture in Stratix V Devices*.

13-6 PMA Parameters for Stratix V Native PHY

Some parameters have ranges where the value is specified as Device Dependent. For such parameters, the possible range of frequencies and bandwidths depends on the device, speed grade, and other design characteristics. Refer to the *Stratix V Device Datasheet* for specific data for Stratix V devices.

TX PMA Parameters

Table 13-4: TX PMA Parameters

The following table describes the TX PMA options you can specify.

For more information about the TX CMU, ATX, and fractional PLLs, refer to the *Stratix V PLLs* section in *Transceiver Architecture in Stratix V Devices*.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Table 13-5: TX PLL Parameters

The following table describes how you can define multiple TX PLLs for your Native PHY. The Native PHY GUI provides a separate tab for each TX PLL.

RX CDR Options

Table 13-6: RX PMA Parameters

The following table describes the RX CDR options you can specify. For more information about the CDR circuitry, refer to the Receiver Clock Data Recovery Unit section in Clock Networks and PLLs in Stratix V Devices.

Altera Corporation Stratix V Transceiver Native PHY IP Core

PMA Optional Ports

Table 13-7: RX PMA Parameters

The following table describes the optional ports you can include in your IP Core. The QPI interface implements the Intel Quickpath Interconnect.

For more information about the CDR circuitry, refer to the *Receiver Clock Data Recovery Unit* section in *Clock Networks and PLLs in Stratix V Devices*.

The following table lists the best case latency for the most significant bit of a word for the RX deserializer for the PMA Direct datapath. For example, for an 8-bit interface width, the latencies in UI are 11 for bit 7, 12 for bit 6, 13 for bit 5, and so on.

Table 13-8: Latency for RX Deserialization in Stratix V Devices

Table 13-9: Latency for TX Serialization in Stratix V Devices

The following table lists the best- case latency for the LSB of the TX serializer for all supported interface widths for the PMA Direct datapath.

The following tables lists the bits used for all FPGA fabric to PMA interface widths. Regardless of the FPGA Fabric Interface Width selected, all 80 bits are exposed for the TX and RX parallel data ports. However, depending upon the interface width selected not all bits on the bus will be active. The following table lists which bits are active for each FPGA Fabric Interface Width selection. For example, if your interface is 16 bits, the active bits on the bus are [17:10] and [7:0] of the 80 bit bus. The non-active bits are tied to ground.

Table 13-10: Active Bits for Each Fabric Interface Width in PMA Direct Mode

Stratix V Transceiver Native PHY IP Core Altera Corporation

Related Information

- **[Transceiver Architecture in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52002.pdf)**
- **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**
- **[Transceiver Clocking in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52003.pdf)**

Altera Corporation Stratix V Transceiver Native PHY IP Core

Standard PCS Parameters for the Native PHY

This section shows the complete datapath and clocking for the Standard PCS and defines the parameters available in the GUI to enable or disable the individual blocks in the Standard PCS.

Table 13-11: General and Datapath Parameters

The following table describes the general and datapath options for the Standard PCS.

Phase Compensation FIFO

The phase compensation FIFO assures clean data transfer to and from the FPGA fabric by compensating for the clock phase difference between the low-speed parallel clock and FPGA fabric interface clock. The following table describes the options for the phase compensation FIFO.

Table 13-12: Phase Compensation FIFO Parameters

Byte Ordering Block Parameters

The RX byte ordering block realigns the data coming from the byte deserializer. This block is necessary when the PCS to FPGA fabric interface width is greater than the PCS datapath. Because the timing of the RX PCS reset logic is indeterminate, the byte ordering at the output of the byte deserializer may or may not match the original byte ordering of the transmitted data. The following table describes the byte ordering block parameters.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Byte Serializer and Deserializer

The byte serializer and deserializer allow the PCS to operate at twice the data width of the PMA serializer. This feature allows the PCS to run at a lower frequency and accommodate a wider range of FPGA interface widths. The following table describes the byte serialization and deserialization options you can specify.

Table 13-13: Byte Serializer and Deserializer Parameters

8B/10B

The 8B/10B encoder generates 10-bit code groups from the 8-bit data and 1-bit control identifier. In 8-bit width mode, the 8B/10B encoder translates the 8-bit data to a 10-bit code group (control word or data word) with proper disparity. The 8B/10B decoder decodes the data into an 8-bit data and 1-bit control identifier. The following table describes the 8B/10B encoder and decoder options.

Table 13-14: 8B/10B Encoder and Decoder Parameters

Rate Match FIFO

The rate match FIFO compensates for the very small frequency differences between the local system clock and the RX recovered clock. The following table describes the rate match FIFO parameters.

Table 13-15: Rate Match FIFO Parameters

When you enable the simplified data interface and enable the rate match FIFO status ports, the rate match FIFO bits map to the high-order bits of the data bus as listed in the following table. This table uses the following definitions:

- Basic double width: The **Standard PCS protocol mode** GUI option is set to **basic**. The FPGA data width is twice the PCS data width to allow the fabric to run at half the PCS frequency.
- SerialTM RapidIO double width: You are implementing the Serial RapidIO protocol. The FPGA data width is twice the PCS data width to allow the fabric to run at half the PCS frequency.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Note: If you have the auto-negotiation state machine in your transceiver design, please note that the rate match FIFO is capable of inserting or deleting the first two bytes (K28.5//D2.2) of /C2/ ordered sets during auto-negotiation. However, the insertion or deletion of the first two bytes of /C2/ ordered sets can cause the auto-negotiation link to fail. For more information, visit **[Altera Knowledge Base](http://www.altera.com/support/kdb/solutions/rd09182013_734.html) [Support Solution](http://www.altera.com/support/kdb/solutions/rd09182013_734.html)**.

Altera Corporation Stratix V Transceiver Native PHY IP Core

 $^{(12)}$ PAD and EBD are control characters. PAD character is typically used fo fill in the remaining lanes in a multi-lane link when one of the link goes to logical idle state. EDB indicates End Bad Packet.

Word Aligner and Bit-Slip Parameters

The word aligner aligns the data coming from RX PMA deserializer to a given word boundary. When the word aligner operates in bit-slip mode, the word aligner slips a single bit for every rising edge of the bit slip control signal. The following table describes the word aligner and bit-slip parameters.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Bit Reversal and Polarity Inversion

These functions allow you to reverse bit order, byte order, and polarity to correct errors and to accommodate different layouts of data. The following table describes these parameters.

PRBS Verifier

You can use the PRBS pattern generators for verification or diagnostics. The pattern generator blocks support the following patterns:

- Pseudo-random binary sequence (PRBS)
- Square wave

Table 13-18: PRBS Parameters

Related Information

[Transceiver Architecture in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52002.pdf)

Standard PCS Pattern Generators

The Standard PCS includes a pattern generator that generates and verifies the PRBS patterns.

Table 13-19: Standard PCS PRBS Patterns

The Standard PCS requires a specific word alignment for the PRBS pattern. You must specify a word alignment pattern in the verifier that matches the generator pattern specified. In the Standard PCS, PRBS patterns available depend upon the PCS-PMA width. The following table below illustrates the patterns are available based upon the PCS-PMA width.

Table 13-20: PRBS Patterns in the 8G PCS with PCS-PMA Widths

Unlike the 10G PRBS verifier, the Standard PRBS verifier uses the Standard PCS word aligner. You must specify the word aligner size and pattern. The following table lists the encodings for the available choices.

Table 13-21: Word Aligner Size and Word Aligner Pattern

PCS-PMA Width	PRBS Patterns	PRBS Pattern Select	Word Aligner Size	Word Aligner Pattern
8-bit	PRBS ₇	3'b010	3'b001	0x0000003040
	PRBS 8	3'b000	3'b001	0x000000FF5A
	PRBS 23	3'b100	3'b001	0x0000003040
	PRBS 15	3'b101	3'b001	0x0000007FFF
	PRBS 31	3'b110	3'b001	0x000000FFFF
10 -bit	PRBS 10	3'b000	3'b010	0x00000003FF
	PRBS 15	3'b101	3'b000	0x0000000000
	PRBS 31	3'b110	3'b010	0x00000003FF
16 -bit	PRBS ₇	3'b000	3'b010	0x0000003040
	PRBS 23	3'b001	3'b101	0x00007FFFFF
	PRBS 15	3'b101	3'b011	0x0000007FFF
	PRBS 31	3'b110	3'b011	0x000000FFFF

Altera Corporation Stratix V Transceiver Native PHY IP Core

Registers and Values

The following table lists the offsets and registers for the Standard PCS pattern generator and verifier. **Note:** All undefined register bits are reserved.

Table 13-22: Offsets for the Standard PCS Pattern Generator and Verifier

Offset	OffsetBits	R/W	Name	Description
0x97	$[9]$	R/W	PRBS TX Enable	When set to 1'b1, enables the PRBS generator.
	[8:6]	R/W	PRBS Pattern Select	Specifies the encoded PRBS pattern defined in the previous table.
0x99	[9]	R/W	Clock Power Down TX	When set to 1'b1, powers down the PRBS Clock in the transmitter. When set to 1'b0, enables the PRBS generator.
0x141	[0]	R/W	PRBS TX Inversion	Set to 1'b1 to invert the data leaving the PCS block.
0x16D	$[2]$	R/W	PRBS RX Inversion	Set to 1 ^{'b} 1 to invert the data entering the PCS block.
0xA0	$[5]$	R/W	PRBS RX Enable	When set to 1 ^{'b} 1, enables the PRBS verifier in the receiver.
	$[4] % \includegraphics[width=1\textwidth]{images/TrDiM-Architecture.png} \caption{The figure shows the results of the estimators in the left hand side.} \label{TrDiM-Architecture}$	R/W	PRBS Error Clear	When set to $1'b1$, deasserts rx_prbs done and restarts the PRBS pattern.

10G PCS Parameters for Stratix V Native PHY

This section shows the complete datapath and clocking for the 10G PCS and defines parameters available in the GUI to enable or disable the individual blocks in the 10G PCS.

Note:

1. The PRBS pattern generator can dynamically invert the data pattern that leaves the PCS block.

Table 13-23: General and Datapath Parameters

10G TX FIFO

The TX FIFO is the interface between TX data from the FPGA fabric and the PCS. This FIFO is an asynchronous 73-bit wide, 32-deep memory buffer It also provides full, empty, partially full, and empty flags based on programmable thresholds. The following table describes the 10G TX FIFO parameters.

Table 13-24: 10G TX FIFO Parameters

10G RX FIFO

The RX FIFO is the interface between RX data from the FPGA fabric and the PCS. This FIFO is an asynchronous 73-bit wide, 32-deep memory buffer It also provides full, empty, partially full, and empty flags based on programmable thresholds. The following table describes the 10G RX FIFO parameters.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Table 13-25: 10G RX FIFO Parameters

Interlaken Frame Generator

TX Frame generator generates the metaframe. It encapsulates the payload from MAC with the framing layer control words, including sync, scrambler, skip and diagnostic words. The following table describes the Interlaken frame generator parameters.

Table 13-26: Interlaken Frame Generator Parameters

Interlaken Frame Synchronizer

The Interlaken frame synchronizer block achieves lock by looking for four synchronization words in consecutive metaframes. After synchronization, the frame synchronizer monitors the scrambler word in the metaframe and deasserts the lock signal after three consecutive mismatches and starts the synchronization process again. Lock status is available to the FPGA fabric. The following table describes the Interlaken frame synchronizer parameters.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Table 13-27: Interlaken Frame Synchronizer Parameters

Interlaken CRC32 Generator and Checker

CRC-32 provides a diagnostic tool on a per-lane basis. You can use CRC-32 to trace interface errors back to an individual lane. The CRC-32 calculation covers the whole metaframe including the Diagnostic Word itself. This CRC code value is stored in the CRC32 field of the Diagnostic Word. The following table describes the CRC-32 parameters.

Table 13-28: Interlaken CRC32 Generator and Checker Parameters

10GBASE-R BER Checker

The BER monitor block conforms to the 10GBASE-R protocol specification as described in IEEE 802.3-2008 Clause-49. After block lock is achieved, the BER monitor starts to count the number of invalid synchronization headers within a 125-us period. If more than 16 invalid synchronization headers are observed in a 125-us period, the BER monitor provides the status signal to the FPGA fabric, indicating a high bit error. The following table describes the 10GBASE-R BER checker parameters.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Table 13-29: 10GBASE-R BER Checker Parameters

64b/66b Encoder and Decoder

The 64b/66b encoder and decoder conform to the 10GBASE-R protocol specification as described in IEEE 802.3-2008 Clause-49. The 64b/66b encoder sub-block receives data from the TX FIFO and encodes the 64-bit data and 8-bit control characters to the 66-bit data block required by the 10GBASE-R protocol. The transmit state machine in the 64b/66b encoder sub-block checks the validity of the 64-bit data from the MAC layer and ensures proper block sequencing.

The 64b/66b decoder sub-block converts the received data from the descrambler into 64-bit data and 8-bit control characters. The receiver state machine sub-block monitors the status signal from the BER monitor. The following table describes the 64/66 encoder and decoder parameters.

Table 13-30: 64b/66b Encoder and Decoder Parameters

Scrambler and Descrambler Parameters

TX scrambler randomizes data to create transitions to create DC-balance and facilitate CDR circuits based on the $x^{58} + x^{39} + 1$ polynomial. The scrambler operates in the following two modes:

- Synchronous—The Interlaken protocol requires synchronous mode.
- Asynchronous (also called self-synchronized)—The 10GBASE-R protocol requires this mode as specified in IEEE 802.3-2008 Clause-49.

The descrambler block descrambles received data to regenerate unscrambled data using the x58+x39+1 polynomial. The following table describes the scrambler and descrambler parameters.

Interlaken Disparity Generator and Checker

The Disparity Generator monitors the data transmitted to ensure that the running disparity remains within a ±96-bit bound. It adds the 67th bit to indicate whether or not the data is inverted. The Disparity Checker monitors the status of the 67th bit of the incoming word to determine whether or not to invert bits[63:0] of the received word. The following table describes Interlaken disparity generator and checker parameters.

Table 13-32: Interlaken Disparity Generator and Checker Parameters

Block Synchronization

The block synchronizer determines the block boundary of a 66-bit word for the 10GBASE-R protocol or a 67-bit word for the Interlaken protocol. The incoming data stream is slipped one bit at a time until a valid synchronization header (bits 65 and 66) is detected in the received data stream. After the predefined number of synchronization headers is detected, the block synchronizer asserts $rx_10g_blk_lock$ to other receiver PCS blocks down the receiver datapath and to the FPGA fabric. The block synchronizer is designed in accordance with both the Interlaken protocol specification and the 10GBASE-R protocol specification as described in IEEE 802.3-2008 Clause-49.

Table 13-33: Bit Reversal and Polarity Inversion Parameters

Gearbox

The gearbox adapts the PMA data width to a wider PCS data width when the PCS is not two or four times the PMA width.

Table 13-34: Gearbox Parameters

PRBS Verifier

You can use the PRBS pattern generators for verification or diagnostics. The pattern generator blocks support the following patterns:

- Pseudo-random binary sequence (PRBS)
- Pseudo-random pattern
- Square wave

Table 13-35: PRBS Parameters

Related Information [Transceiver Archictecture in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52002.pdf)

10G PCS Pattern Generators

The 10G PCS supports the PRBS, pseudo-random pattern, and square wave pattern generators. You enable the pattern generator or verifiers in the 10G PCS, by writing a 1 to the TX Test Enable and RX Test Enable bits. The following table lists the offsets and registers of the pattern generators and verifiers in the 10G PCS.

- **Note:** The 10G PRBS generator inverts its pattern before transmission. The 10G PRBS verifier inverts the received pattern before verification. You may need to invert the patterns if you connect to third-party PRBS pattern generators and checkers.
	- All undefined register bits are reserved.

Offset Bits R/W Name Description 0x12D [15:0] R/W Seed A for PRP Bits [15:0] of seed A for the pseudorandom pattern. $0x12E$ [15:0] Bits [31:16] of seed A for the pseudorandom pattern. $0x12F$ [15:0] $|0x12F|$ [15:0] $|0x12F|$ [15:0] random pattern. $0x130$ [9:0] $|9:0|$ Bits [57:48] of seed A for the pseudorandom pattern. $0x131$ [15:0] R/W Seed B for PRP Bits [15:0] of seed B for the pseudorandom pattern. $0x132$ [15:0] Bits [31:16] of seed B for the pseudorandom pattern. $0x133$ [15:0] Bits [47:32] of seed B for the pseudorandom pattern. 0x134 [9:0] Bits [57:48] of seed B for the pseudorandom pattern.

Table 13-36: Pattern Generator Registers

 \overline{a}

Altera Corporation Stratix V Transceiver Native PHY IP Core

PRBS Pattern Generator

To enable the PRBS pattern generator, write 1'b1 to the RX PRBS Clock Enable and TX PRBS Clock Enable bits.

The following table shows the available PRBS patterns:

Pseudo-Random Pattern Generator

The pseudo-random pattern generator is specifically designed for the 10GBASE-R and 1588 protocols. To enable this pattern generator, write the following bits:

- Write 1'b0 to the TX Test Pattern Select bit.
- Write 1'b1 to the TX Test Enable bit.

13-46 Interfaces for Stratix V Native PHY

In addition you have the following options:

- You can toggle the Data Pattern Select bit switch between two data patterns.
- You can change the value of seed A and seed B.

Unlike the PRBS pattern generator, the pseudo-random pattern generator does not require a configurable clock.

Square Wave Generator

To enable the square wave, write the following bits:

- Write 1'b1 to the TX Test Enable bit.
- Write 1'b1 to the Square Wave Clock Enable bit.
- Write 1'b1 to the TX Test Select bit.
- Write the Square Wave Pattern to $1, 4, 5, 6, 8$ or 10 consecutive 1s or 0s.

The RX datapath does not include a verifier for the square wave and does drive a clock.

Interfaces for Stratix V Native PHY

This section describes the common, Standard and 10G PCS interfaces for the Stratix V Native PHY.

The Native PHY includes several interfaces that are common to all parameterizations. It also has separate interfaces for the Standard and 10G PCS datapaths. If you use dynamic reconfiguration to change between the Standard and 10G PCS datapaths, your top-level HDL file includes the port for both the Standard and 10G PCS datapaths. In addition, the Native PHY allows you to enable ports, even for disabled blocks to facilitate dynamic reconfiguration.

The Native PHY uses the following prefixes for port names:

- Standard PCS ports—tx_std_, rx_std_
- \cdot 10G PCS ports—tx_10g_, rx_10g_
- PMA ports—tx_pma_, rx_pma_

The port descriptions use the following variables to represent parameters:

- *<n>*—The number of lanes
- *<p>*—The number of PLLs
- *<r>*—the number of CDR references clocks selected

Common Interface Ports for Stratix V Native PHY

This section describes the interface ports for the Stratix V native PHY.

Common interface consists of reset, clock signals, serial interface ports, control and status ports, parallel data ports, PMA ports and reconfig interface ports. The following figure illustrates these ports.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Table 13-38: Native PHY Common Interfaces

Resets

Table 13-39: Signal Definitions for tx_parallel_data with and without 8B/10B Encoding

The following table shows the signals within tx_parallel_data that correspond to data, control, and status signals. The tx_parallel_data bus is always 64 bits to enable reconfigurations between the Standard and 10G PCS datapaths. If you only enable the Standard datapath, the 20, high-order bits are not used.

Table 13-40: Location of Valid Data Words for tx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 11-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths.

Table 13-41: Signal Definitions for rx_parallel_data with and without 8B/10B Encoding

This table shows the signals within $rx_parallel_data$ that correspond to data, control, and status signals. **RX Data Word Description**

Altera Corporation Stratix V Transceiver Native PHY IP Core

Table 13-42: Location of Valid Data Words for rx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 16-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths.

Related Information

[Timing Constraints for Bonded PCS and PMA Channels](#page-625-0) on page 18-11

Standard PCS Interface Ports

This section describes the PCS interface.

Figure 13-6: Standard PCS Interfaces

Table 13-43: Standard PCS Interface Ports

Altera Corporation Stratix V Transceiver Native PHY IP Core

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

10G PCS Interface

The following figure illustrates the top-level signals of the 10G PCS. If you enable both the 10G PCS and Standard PCS your top-level HDL file includes all the interfaces for both.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Figure 13-7: Stratix V Native PHY 10G PCS Interfaces

The following table describes the signals available for the 10G PCS datapath. When you enable both the 10G and Standard datapaths, both sets of signals are included in the top-level HDL file for the Native PHY.

Stratix V Transceiver Native PHY IP Core Altera Corporation

Stratix V Transceiver Native PHY IP Core Altera Corporation

Altera Corporation Stratix V Transceiver Native PHY IP Core

UG-01080

Altera Corporation Stratix V Transceiver Native PHY IP Core

Stratix V Transceiver Native PHY IP Core Altera Corporation

Altera Corporation Stratix V Transceiver Native PHY IP Core

×6/×N Bonded Clocking

The Native PHY supports bonded clocking in which a single TX PLL generates the clock that drives the transmitter for up to 27 contiguous channels. Bonded configurations conserve PLLs and reduce channelto-channel clock skew. Bonded channels do not support dynamic reconfiguration of the transceiver.

When you specify **×6/×N** bonding, the transceiver channels that reside in the same bank as the TX PLL are driven over the x6 clock line. Channels outside of the this bank are driven on the **×N** clock lines, as the following figure illustrates.

Figure 13-8: x6 and xN Routing of Clocks

Note: (1) The the x6 and xN clock lines also carry both serial and parallel clocks.

Bonded clocks allow you to use the same PLL for up to 13 contiguous channels above and below the TX PLL for a total of 27 bonded channels as the following figure illustrates.

Figure 13-9: Channel Span for xN Bonded Channels

You can use the tx_c l kout from any channel to transfer data, control, and status signals between the FPGA fabric and the transceiver channels. Using the tx_clkout from the central channel results in overall lower clock skew across lanes. In the FPGA fabric, you can drive the tx_clkout from the connected channel to all other channels in the bonded group. For bonded clocking, connecting more than one tx_clkout from the transceiver channel to the FPGA fabric results in a Fitter error. You can also choose the tx_pll_refclk to transfer data, control, and status signals between the FPGA fabric and the transceiver channels. Because this reference clock is also the input to the TX PLL, it has the required 0 ppm difference with respect to tx_clkout.

13-72 xN Non-Bonded Clocking

ATX, CMU and Fractional PLLs

For data rates above 8 Gbps, Altera recommends the ATX PLL because it has better jitter performance. Refer to "Clock Network Maximum Data Rate Transmitter Specifications" in the *Stratix V Device Datasheet* for detailed information about maximum data rates for the three different PLLs. The supported data rates are somewhat higher when a design specifies up to 7 contiguous channels above and below the ATX PLL rather than the maximum of 13 contiguous channels above and below the ATX PLL.

You can also use the CMU or fractional PLLs at lower data rates. If you select the CMU PLL as the TX PLL it must be placed in physical channel 1 or 4 of the transceiver bank. That channel is not available as an RX channel because the CMU PLL is not available to recover the clock from received data. Consequently, the using the CMU PLL creates a gap in the contiguous channels.

Related Information

- **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**
- **[Transceiver Clocking in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52003.pdf)**

xN Non-Bonded Clocking

Non-bonded clocking routes only the high-speed serial clock from the TX PLL to the transmitter channels. The local clock divider of each channel generates the low-speed parallel clock. Non-bonded channels support dynamic reconfiguration of the transceiver.

xN non-bonded clocking has the following advantages:

- Supports data rate negotiation between link partners on a per-channel basis.
- Supports data rates are not simple integer multiples of a single base data rate.
- Supports PLL and channel reconfiguration.

The Native PHY preset for CPRI specifies non-bonded clocks. In multi-channel configurations, CPRI can use both ATX PLLs in a transceiver bank to generate two base data rates. When necessary, CPRI uses dynamic reconfiguration to change the local clock dividers to generate the negotiated clock rate.

The channel span for xN non-bonded clocks is almost identical to the span for bonded clocks as illustrated in **[Figure 13-9](#page-404-0)**. However, the center channel that provides central clock divider cannot be used as a data channel because this channel cannot generate the parallel clock. The maximum channel span is 26 channels. There is a single-channel break in the contiguous channel sequence.

Related Information

[Transceiver Clocking in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52003.pdf)

SDC Timing Constraints of Stratix V Native PHY

This section describes SDC examples and approaches to identify false timing paths.

The Intel Quartus Prime software reports timing violations for asynchronous inputs to the Standard PCS and 10G PCS. Because many violations are for asynchronous paths, they do not represent actual timing failures. You may choose one of the following three approaches to identify these false timing paths to the Intel Quartus Prime or TimeQuest software.

In all of these examples, you must substitute you actual signal names for the signal names shown.

Altera Corporation Stratix V Transceiver Native PHY IP Core

Example 13-1: Using the set_false_path Constraint to Identify Asynchronous Inputs

You can cut these paths in your Synopsys Design Constraints (.sdc) file by using the set_false_path command as shown in following example.

```
set_false_path -through {*10gtxbursten*} -to [get_registers 
*10g_tx_pcs*SYNC_DATA_REG*]
set false path -through \{*10qtxdiagstatus*\} -to [get registers
*10g_tx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10gtxwordslip*} -to [get_registers 
*10g_tx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10gtxbitslip*} -to [get_registers 
*10g_tx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10grxbitslip*} -to [get_registers 
*10g_rx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10grxclrbercount*} -to [get_registers 
*10g_rx_pcs*SYNC_DATA_REG*] 
set false_path -through {*10grxclrerrblkcnt*} -to [get_registers
*10g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*10grxprbserrclr*} -to [get_registers 
*10g_rx_pcs*SYNC_DATA_REG*]
set_false_path -through {*8gbitslip*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*]
set_false_path -through {*8gbytordpld*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gcmpfifoburst*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set false_path -through {*8gphfifoburstrx*} -to [get_registers
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gsyncsmen*} -to [get_registers 
*8g*pcs*SYNC_DATA_REG*]
set_false_path -through {*8gwrdisablerx*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*rxpolarity*} -to [get_registers *SYNC_DATA_REG*]
set_false_path -through {*pldeidleinfersel*} -to [get_registers 
*SYNC_DATA_REG*]
```
Example 13-2: Using the max_delay Constraint to Identify Asynchronous Inputs

You can use the set_max_delay constraint on a given path to create a constraint for asynchronous signals that do not have a specific clock relationship but require a maximum path delay. The following example illustrates this approach.

```
# Example: Apply 10ns max delay
set_max_delay -from *tx_from_fifo* -to *8g*pcs*SYNC_DATA_REG1 10
```
Stratix V Transceiver Native PHY IP Core Altera Corporation

Example 13-3: Using the set_false TimeQuest Constraint to Identify Asynchronous Inputs

You can use the set_false path command only during Timequest timing analysis. The following example illustrates this approach.

```
#if {$::TimeQuestInfo(nameofexecutable) eq "quartus_fit"} {
#} else {
#set_false_path -from [get_registers {*tx_from_fifo*}] -through 
{*txbursten*} -to [get_registers *8g_*_pcs*SYNC_DATA_REG
```
Dynamic Reconfiguration for Stratix V Native PHY

Dynamic reconfiguration calibrates each channel to compensate for variations due to process, voltage, and temperature (PVT).

As silicon progresses towards smaller process nodes, circuit performance is affected more by variations due to PVT. These process variations result in analog voltages that can be offset from required ranges. The calibration performed by the dynamic reconfiguration interface compensates for variations due to PVT.

For more information about transceiver reconfiguration refer to Chapter 16, Transceiver Reconfiguration Controller IP Core.

Example 13-4: Informational Messages for the Transceiver Reconfiguration Interface

For non-bonded clocks, each channel and each TX PLL has a separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The following example shows the messages for the Stratix V Native PHY with four duplex channels, four TX PLLs, in a non-bonded configuration.

PHY IP will require 8 reconfiguration interfaces for connection to the external reconfiguration controller. Reconfiguration interface offsets 0-3 are connected to the transceiver channels. Reconfiguration interface offsets 4–7 are connected to the transmit PLLs.

Example 13-5: Overriding Logical Channel 0 Channel Assignment Restrictions in Stratix V Device for ×6 or ×N Bonding

If you are using \times 6 or \times N bonding, transceiver dynamic reconfiguration requires that you assign the starting channel number. Logical channel 0 should be assigned to either physical transceiver channel 1 or channel 4 of a transceiver bank. However, if you have already created a PCB with a different lane assignment for logical lane 0, you can use the workaound shown in the following example to remove this restriction. The following example redefines the pma_bonding_master parameter using the Intel Quartus Prime Assignment Editor. In this example, the pma_bonding_master was originally assigned to physical channel 1. (The original assignment could also have been to physical channel 4.) The to parameter reassigns the pma_bonding_master

Altera Corporation Stratix V Transceiver Native PHY IP Core

to the Deterministic Latency PHY instance name. You must substitute the instance name from your design for the instance name shown in quotation marks

```
set_parameter -name pma_bonding_master "\"1\"" -to "<PHY IP instance name>"
```
Simulation Support

The Intel Quartus Prime release provides simulation and compilation support for the Stratix V Native PHY IP Core. Refer to Running a Simulation Testbench for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your Stratix V Transceiver Native PHY IP Core.

Slew Rate Settings

The following transceiver slew rate settings are allowed in Intel Quartus Prime software.

Assigning an invalid slew rate will result in an error message similar to the one below:

Error (15001): Assignment XCVR_TX_SLEW_RATE_CTRL of value "4" conflicts with the valid parameter values for pm_tx_slew_rate_ctrl

- Protocol declarations take priority over datarate. For example, XAUI has a per-lane datarate of 3.125 Gbps, but only a setting of "3" is allowed. A setting of "4" is not allowed for XAUI.
- For protocols not listed in the table, you should use the slew settings associated with your datarate.
- The IBIS-AMI slew rate figure is defined as the approximate transmitter 20% 80% rise time. The "ps" figure should not be considered quantitative and is an approximate label only.
- The IBIS-AMI models will allow you to simulate any slew rate setting for any datarate or protocol.

Arria V Transceiver Native PHY IP Core

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Arria%C2%A0V%20Transceiver%20Native%20PHY%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

2020.06.02

The Arria V Transceiver Native PHY IP Core provides direct access to all control and status signals of the transceiver channels. Unlike other PHY IP Cores, the Native PHY IP Core does not include an Avalon Memory-Mapped (Avalon-MM) interface. Instead, it exposes all signals directly as ports. The Arria V Transceiver Native PHY IP Core provides the following datapaths:

- Standard PCS—When you enable the Standard PCS, you can select the PCS functions and control and status ports that your transceiver PHY requires.
- PMA Direct—When you select PMA Direct mode, the Native PHY provides direct access to the PMA from the FPGA fabric; consequently, the latency for transmitted and received data is lower. However, you must implement any PCS function that your design requires in the FPGA fabric. PMA Direct mode is supported for Arria V GT, ST, and GZ devices only.

The Native Transceiver PHY does not include an embedded reset controller. You can either design custom reset logic or incorporate Altera's "Transceiver PHY Reset Controller IP Core" to implement reset functionality. The Native Transceiver PHY's primary use in Arria V GT devices is for data rates greater than 6.5536 Gbps.

As the following figure illustrates, TX PLL and clock data recovery (CDR) reference clocks from the pins of the device are input to the PLL module and CDR logic. When enabled, the Standard PCS drives TX parallel data and receives RX parallel data. In PMA Direct mode, the PMA serializes TX data it receives from the fabric and drives RX data to the fabric.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

low part of Intel

*Other names and brands may be claimed as the property of others.

Figure 14-1: Arria Native Transceiver PHY IP Core

In a typical design, the separately instantiated Transceiver PHY Reset Controller drives reset signals to Native PHY and receives calibration and locked status signal from the Native PHY. The Native PHY reconfiguration buses connect the external Transceiver Reconfiguration Controller for calibration and dynamic reconfiguration of the channel and PLLs.

You specify the initial configuration when you parameterize the IP core. The Transceiver Native PHY IP Core connects to the "Transceiver Reconfiguration Controller IP Core" to dynamically change reference clocks, PLL connectivity, and the channel configurations at runtime.

Device Family Support

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- *Final support—V*erified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.

Table 14-1: Device Family Support

Altera Corporation Arria V Transceiver Native PHY IP Core

Performance and Resource Utilization

This section describes performance and resource utilization for the IP core.

Because the Standard PCS and PMA are implemented in hard logic, the Arria V Native PHY IP Core requires minimal resources.

Parameterizing the Arria V Native PHY

By default, the Arria V Native PHY Transceiver PHY IP defaults to the PMA direct datapath and an internal PLL. You can change the default configuration to include the PCS or an external fractional PLL.

- **1.** Under **Tools** > **IP Catalog**, select **Arria V** as the device family.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Transceiver PHY**, select **Arria V Native PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Click **Finish** to generate your customized Arria V Native PHY IP Core.

General Parameters

This section lists the parameters available on the **General Options** tab.

Table 14-2: General and Datapath Options

Arria V Transceiver Native PHY IP Core Altera Corporation

Note: The Arria V Transceiver Native PHY provides presets for CPRI, GIGE, and the Low Latency Standard PCS. The presets specify the parameters required to the protocol specified.

Related Information [Transceiver Clocking in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53002.pdf)

PMA Parameters

This section describes the options available for the PMA.

For more information about the PMA, refer to the *PMA Architecture* section in the *Transceiver Architec‐ ture in Arria V Devices*. Some parameters have ranges where the value is specified as Device Dependent. For such parameters, the possible range of frequencies and bandwidths depends on the device, speed grade, and other design characteristics. Refer to *Device Datasheet for Arria V Devices* for specific data for Arria V devices.

Altera Corporation Arria V Transceiver Native PHY IP Core

Table 14-3: PMA Options

Related Information

- **[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)**
- **[Device Datasheet for Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)**

TX PMA Parameters

This section describes the TX PMA options you can specify.

Note: For more information about PLLs in Arria V devices, refer to the *Arria V PLLs* section in *Clock Networks and PLLs in Arria V Devices.*

Arria V Transceiver Native PHY IP Core Altera Corporation

 $^{(13)}$ PMA Direct mode is supported for Arria V GT, ST, and GZ devices only.

UG-01080 2020.06.02

Table 14-4: TX PMA Parameters

Related Information [Transceiver Clocking in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53002.pdf)

TX PLL Parameters

This section allows you to define multiple TX PLLs for your Native PHY. The Native PHY GUI provides a separate tab for each TX PLL.

Altera Corporation Arria V Transceiver Native PHY IP Core

Table 14-5: TX PLL Parameters

RX PMA Parameters

Note: For more information about the CDR circuitry, refer to the Receiver PMA Datapath section in the *Transceiver Architecture in Arria V Devices .*

Table 14-6: RX PMA Parameters

Altera Corporation Arria V Transceiver Native PHY IP Core

The following table lists the best case latency for the most significant bit of a word for the RX deserializer for the PMA Direct datapath. PMA Direct mode is supported for Arria V GT, ST, and GZ devices only.

The following table lists the best- case latency for the LSB of the TX serializer for all supported interface widths for the PMA Direct datapath.

Table 14-8: Latency for TX Serialization n Arria V Devices

The following table shows the bits used for all FPGA fabric to PMA interface widths. Regardless of the FPGA Fabric Interface Width selected, all 80 bits are exposed for the TX and RX parallel data ports. However, depending upon the interface width selected not all bits on the bus will be active. The following table shows which bits are active for each FPGA Fabric Interface Width selection. For example, if your interface is 16 bits, the active bits on the bus are [17:0] and [7:0] of the 80 bit bus. The non-active bits are tied to ground.

Table 14-9: Active Bits for Each Fabric Interface Width

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

Standard PCS Parameters

This section describes the standard PCS parameters.

The following figure shows the complete datapath and clocking for the Standard PCS. You use parameters available in the GUI to enable or disable the individual blocks in the Standard PCS.

Altera Corporation Arria V Transceiver Native PHY IP Core

Figure 14-2: The Standard PCS Datapath

Note: For more information about the Standard PCS, refer to the *PCS Architecture* section in the *Transceiver Architecture in Arria V Devices*.

The following table describes the general and datapath options for the Standard PCS.

Table 14-10: General and Datapath Parameters

Phase Compensation FIFO

The phase compensation FIFO assures clean data transfer to and from the FPGA fabric by compensating for the clock phase difference between the lowspeed parallel clock and FPGA fabric interface clock.

Note: For more information refer to the *Receiver Phase Compensation FIFO* and *Transmitter Phase Compensation FIFO* sections in the *Transceiver Architecture in Arria V Devices*.

Related Information [Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

Byte Ordering Block Parameters

This section describes the byte ordering block parameters.

The RX byte ordering block realigns the data coming from the byte deserializer. This block is necessary when the PCS to FPGA fabric interface width is greater than the PCS datapath. Because the timing of the RX PCS reset logic is indeterminate, the byte ordering at the output of the byte deserializer may or may not match the original byte ordering of the transmitted data.

Note: For more information refer to the Byte Ordering section in the *Transceiver Architecture in Arria V Devices*.

Table 14-12: Byte Ordering Block Parameters

Altera Corporation Arria V Transceiver Native PHY IP Core

Related Information [Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

Byte Serializer and Deserializer

The byte serializer and deserializer allow the PCS to operate at twice the data width of the PMA serializer. This feature allows the PCS to run at a lower frequency and accommodate a wider range of FPGA interface widths.

Note: For more information refer to the Byte Serializer and Byte Deserializer sections in the *Transceiver Architecture in Arria V Devices*.

Table 14-13: Byte Serializer and Deserializer Parameters

Arria V Transceiver Native PHY IP Core Altera Corporation

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

8B/10B

The 8B/10B encoder generates 10-bit code groups from the 8-bit data and 1-bit control identifier.

In 8-bit width mode, the 8B/10B encoder translates the 8-bit data to a 10-bit code group (control word or data word) with proper disparity. The 8B/10B decoder decodes the data into an 8-bit data and 1-bit control identifier.

Note: For more information refer to the *8B/10B Encoder* and *8B/10B Decoder* sections in the *Transceiver Architecture in Arria V Devices.*

Table 14-14: 8B/10B Encoder and Decoder Parameters

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

Rate Match FIFO

The rate match FIFO compensates for the very small frequency differences between the local system clock and the RX recovered clock.

For more information refer to the Rate Match FIFO sections in the *Transceiver Architecture in Arria V Devices*.

Altera Corporation Arria V Transceiver Native PHY IP Core

Table 14-15: Rate Match FIFO Parameters

When you enable the simplified data interface and enable the rate match FIFO status ports, the rate match FIFO bits map to the high-order bits of the data bus as listed in the following table. This table uses the following definitions:

- Basic double width: The **Standard PCS protocol mode** GUI option is set to **basic**. The FPGA data width is twice the PCS data width to allow the fabric to run at half the PCS frequency.
- SerialTM RapidIO double width: You are implementing the Serial RapidIO protocol. The FPGA data width is twice the PCS data width to allow the fabric to run at half the PCS frequency.
- **Note:** If you have the auto-negotiation state machine in your transceiver design, please note that the rate match FIFO is capable of inserting or deleting the first two bytes (K28.5//D2.2) of /C2/ ordered sets during auto-negotiation. However, the insertion or deletion of the first two bytes of /C2/ ordered sets can cause the auto-negotiation link to fail. For more information, visit **[Altera Knowledge Base](http://www.altera.com/support/kdb/solutions/rd09182013_734.html) [Support Solution](http://www.altera.com/support/kdb/solutions/rd09182013_734.html)**.

Table 14-16: Status Flag Mappings for Simplified Native PHY Interface

Altera Corporation Arria V Transceiver Native PHY IP Core

⁽¹⁴⁾ PAD and EBD are control characters. PAD character is typically used fo fill in the remaining lanes in a multi-lane link when one of the link goes to logical idle state. EDB indicates End Bad Packet.

UG-01080

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

Word Aligner and BitSlip Parameters

The word aligner aligns the data coming from RX PMA deserializer to a given word boundary. When the word aligner operates in bitslip mode, the word aligner slips a single bit for every rising edge of the bit slip control signal.

Note: For more information refer to the Word Aligner section in the *Transceiver Architecture in Arria V Devices*.

Table 14-17: Word Aligner and BitSlip Parameters

Altera Corporation Arria V Transceiver Native PHY IP Core

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

Bit Reversal and Polarity Inversion

The bit reversal and polarity inversion functions allow you to reverse bit order, byte order, and polarity to correct errors and to accommodate different layouts of data.

Table 14-18: Bit Reversal and Polarity Inversion Parameters

Arria V Transceiver Native PHY IP Core Altera Corporation

Altera Corporation Arria V Transceiver Native PHY IP Core

Interfaces

The Native PHY includes several interfaces that are common to all parameterizations.

The Native PHY allows you to enable ports, even for disabled blocks to facilitate dynamic reconfiguration.

The Native PHY uses the following prefixes for port names:

• Standard PCS ports—tx_std, rx_std

The port descriptions use the following variables to represent parameters:

- <*n*>—The number of lanes
- <*p*>—The number of PLLs
- <*r*>—The number of CDR references clocks selected

Common Interface Ports

This section describes the common interface ports for the IP core.

Common interface consists of reset, clock signals, serial interface ports, control and status ports, parallel data ports, PMA ports and reconfig interface ports.

Figure 14-3: Common Interface Ports

Table 14-19: Native PHY Common Interfaces

Altera Corporation Arria V Transceiver Native PHY IP Core

Table 14-20: Signal Definitions for tx_parallel_data with and without 8B/10B Encoding

The following table shows the signals within tx_parallel_data that correspond to data, control, and status signals.

Altera Corporation Arria V Transceiver Native PHY IP Core

Table 14-21: Location of Valid Data Words for tx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 11-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths.

Table 14-22: Signal Definitions for rx_parallel_data with and without 8B/10B Encoding

This table shows the signals within rx_parallel_data that correspond to data, control, and status signals.

Arria V Transceiver Native PHY IP Core Altera Corporation

Table 14-23: Location of Valid Data Words for rx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 16-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths.

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

Standard PCS Interface Ports

This section describes the PCS interface.

Altera Corporation Arria V Transceiver Native PHY IP Core

Figure 14-4: Standard PCS Interfaces

Table 14-24: Standard PCS Interface Ports

Altera Corporation Arria V Transceiver Native PHY IP Core

Altera Corporation Arria V Transceiver Native PHY IP Core

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

SDC Timing Constraints

This section describes SDC timing constraints.

The Intel Quartus Prime software reports timing violations for asynchronous inputs to the Standard PCS and 10G PCS. Because many violations are for asynchronous paths, they do not represent actual timing failures. You may choose one of the following three approaches to identify these false timing paths to the Intel Quartus Prime or TimeQuest software.

• You can cut these paths in your Synopsys Design Constraints (**.sdc**) file by using the set_false_path command as shown in the following example.

Example 14-1: Using the set_false_path Constraint to Identify Asynchronous Inputs

```
set_false_path -through {*8gbitslip*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*]
set_false_path -through {*8gbytordpld*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gcmpfifoburst*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gphfifoburstrx*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gsyncsmen*} -to [get_registers 
*8g*pcs*SYNC_DATA_REG*]
set_false_path -through {*8gwrdisablerx*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*rxpolarity*} -to [get_registers *SYNC_DATA_REG*]
set_false_path -through {*pldeidleinfersel*} -to [get_registers 
*SYNC_DATA_REG*]
```
• You can use the set_max_delay constraint on a given path to create a constraint for asynchronous signals that do not have a specific clock relationship but require a maximum path delay.

Example 14-2: Using the max_delay Constraint to Identify Asynchronous Inputs

```
# Example: Apply 10ns max delay
set_max_delay -from *tx_from_fifo* -to *8g*pcs*SYNC_DATA_REG1 10
```
• You can use the set_false path command only during Timequest timing analysis.

Example 14-3: Using the set_false TimeQuest Constraint to Identify Asynchronous Inputs

```
#if {$::TimeQuestInfo(nameofexecutable) eq "quartus_fit"} { 
#} else {
#set_false_path -from [get_registers {*tx_from_fifo*}] -through 
{*txbursten*} -to [get_registers *8g_*_pcs*SYNC_DATA_REG
```
Note: In in all of these examples, you must substitute you actual signal names for the signal names shown.

Dynamic Reconfiguration

Dynamic reconfiguration calibrates each channel to compensate for variations due to process, voltage, and temperature (PVT).

As silicon progresses towards smaller process nodes, circuit performance is affected more by variations due to process, voltage, and temperature (PVT). These process variations result in analog voltages that can be offset from required ranges. The calibration performed by the dynamic reconfiguration interface compensates for variations due to PVT.

For nonbonded clocks, each channel and each TX PLL has a separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these

Altera Corporation Arria V Transceiver Native PHY IP Core

For more information about transceiver reconfiguration refer to Transceiver Reconfiguration Controller IP Core.

Example 14-4: Informational Messages for the Transceiver Reconfiguration Interface

```
PHY IP will require 8 reconfiguration interfaces for connection to the 
external reconfiguration controller.
Reconfiguration interface offsets 0-3 are connected to the transceiver 
channels.
Reconfiguration interface offsets 4–7 are connected to the transmit PLLs.
```
Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

Simulation Support

The Intel Quartus Prime release provides simulation and compilation support for the Arria V Native PHY IP Core. Refer to Running a Simulation Testbench for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your Arria V Transceiver Native PHY IP Core.

Slew Rate Settings

The following transceiver slew rate settings are allowed in Intel Quartus Prime software.

Protocol / Datarate	Allowed Intel Quartus Prime Settings	IBIS-AMI Settings	
10GBASE-R, CEI 6G	5	Protocol - (2) CEI	
PCI Express Gen 2	$\overline{4}$	Protocol - (1) PCIe	
PCI Express Gen1, XAUI	3	Protocol - (4) XAUI	
Gigabit Ethernet	\overline{c}	Protocol - (3) Gigabit Ethernet	
< 1 Gbps	2	Protocol - (0) Basic, Slew - (0)	
1 Gbps - 3 Gbps	2, 3	Protocol - (0) Basic, Slew - (0 or 1)	
3 Gbps - 5 Gbps	3, 4	Protocol - (0) Basic, Slew - $(1 \text{ or } 2)$	
>5 Gbps	5	Protocol - (0) Basic, Slew - (2)	

Table 14-25: Slew Rate Settings for Arria V GX/SX/GT/ST devices

Note: For protocols not mentioned in the above table, the Intel Quartus Prime and IBIS-AMI settings will be in accordance to the specified data rates. For example, for SATA 3Gbps; allowed Intel Quartus Prime and IBIS-AMI settings are 3 and Protocol - (4) XAUI respectively.

Arria V Transceiver Native PHY IP Core Altera Corporation

Arria V GZ Transceiver Native PHY IP Core

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Arria%20V%20GZ%20Transceiver%20Native%20PHY%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Unlike other PHY IP Cores, the Native PHY IP Core does not include an Avalon Memory-Mapped (Avalon-MM) interface. Instead, it exposes all signals directly as ports. The Arria V GZ Transceiver Native PHY IP Core provides the following three datapaths:

- Standard PCS
- 10G PCS

2020.06.02

PMA Direct

You can enable the Standard PCS, the 10G PCS, or both if your design uses the Transceiver Reconfiguration Controller to change dynamically between the two PCS datapaths. The transceiver PHY does not include an embedded reset controller. You can either design custom reset logic or incorporate Altera's "Transceiver PHY Reset Controller IP Core" to implement reset functionality.

In PMA Direct mode, the Native PHY provides direct access to the PMA from the FPGA fabric; consequently, the latency for transmitted and received data is very low. However, you must implement any PCS function that your design requires in the FPGA fabric.

The following figure illustrates the use of the Arria V GZ Transceiver Native PHY IP Core. As this figure illustrates, TX PLL and clock data recovery (CDR) reference clocks from the pins of the device are input to the PLL module and CDR logic. When enabled, the 10G or Standard PCS drives TX parallel data and receives RX parallel data. When neither PCS is enabled the Native PHY operates in PMA Direct mode.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

In a typical design, the separately instantiated Transceiver PHY Reset Controller drives reset signals to Native PHY and receives calibration and locked status signal from the Native PHY. The Native PHY reconfiguration buses connect the external Transceiver Reconfiguration Controller for calibration and dynamic reconfiguration of the PLLs.

You specify the initial configuration when you parameterize the IP core. The Transceiver Native PHY IP Core connects to the "Transceiver Reconfiguration Controller IP Core" to dynamically change reference clocks and PLL connectivity at runtime.

Device Family Support for Arria V GZ Native PHY

This section describes the device family support available in the Arria V GZ native PHY.

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- Final support—Verified with final timing models for this device.
- Preliminary support—Verified with preliminary timing models for this device.

This tables lists the level of support offered by the Arria V GZ Transceiver Native PHY IP Core for Altera device families.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Performance and Resource Utilization for Arria V GZ Native PHY

Because the 10G PCS, Standard PCS, and PMA are implemented in hard logic, the Arria V GZ Native PHY IP Core uses less than 1% of the available ALMs, memory, primary and secondary logic registers.

Parameter Presets

Presets allow you to specify a group of parameters to implement a particular protocol or application.

If you apply a preset, the parameters with specific required values are set for you. When applied, the preset is in boldface and remains as such unless you change some of the preset parameters. Selecting a preset does not prevent you from changing any parameter to meet the requirements of your design. The following figure illustrates the Preset panel and form to create custom presets.

Figure 15-2: Preset Panel and Form To Create Custom Presets

$\mathbf x$ New Preset			Presets
NewPreset 1 Preset name:		Component version: $13.0 \times$	Q \times
Preset description:			Project
Select parameters to include in the preset:			Library 3G-SDI-UK
Display Name	Parameter Name	Value	$3G-SDI-US$
9 Ø General		ᄉ	ASI_1.35 Gbps
Device speed grade	device_speedgrade	fastest	$CEI-6G$
Message level for rule violations	message_level	error	CPRI-614.4Mbps
P Ø Datapath Options			GIGE-1.25 Gbps
Enable TX datapath	tx_enable		GIGE-2.5Gbps
Enable RX datapath	rx_enable		HD-SDI-UK
Enable Standard PCS	enable_std		HD-SDI-US
Enable 10G PCS	enable_teng	\circ	nterlaken
Number of data channels	channels		Low Latency 10G
Bonding mode	bonded_mode	non_bond	Low Latency Standard SAS-Gen1
Enable simplified data interface	enable_simple_interface	0	SAS-Gen1.1
P M PMA			SAS-Gen2
Data rate	set_data_rate	614.4	SATA-Gen1
TX local clock division factor	tx_pma_clk_div	11	SATA-Gen2
? M TX PLL Options			SATA-Gen3
Enable TX PLL dynamic reconfigur pll_reconfig_enable		lo.	SONET/SDH OC-12
Use external TX PLL	pli_external_enable	O	SONET/SDH OC-48
Contract Contract Contract CONTRACTOR			SONET/SDH OC-96
Preset file: /data/lbland/projects/13.0/xcvr/null/ip/presets/NewPreset_1.qprs		SerialRapidIO_1.25Gbps	
	Save	Cancel	
			Apply New Update Delete

Parameterizing the Arria V GZ Native PHY

This section provides a list of instructions on how to configure the Arria V GZ native PHY IP core.

Complete the following steps to configure the Arria V GZ Native PHY IP Core:

- **1.** Under **Tools** > **IP Catalog**, select **Arria V GZ** as the device family.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Transceiver PHY**, select **Arria V GZ Native PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Click **Finish**.

Arria V GZ Transceiver Native PHY IP Core Altera Corporation

Clicking **Finish** generates your customized Arria V GZ Native PHY IP Core.

General Parameters for Arria V GZ Native PHY

This section describes the datapath parameters in the General Options tab for the Arria V GZ native PHY.

Table 15-2: General and Datapath Options

The following table lists the parameters available on the General Options tab. Note that you can enable the Standard PCS, the 10G PCS, or both if you intend to reconfigure between the two available PCS datapaths.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Related Information [Transceiver Clocking in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53002.pdf)

PMA Parameters for Arria V GZ Native PHY

This section describes the PMA parameters for the Arria V GZ native PHY.

Table 15-3: PMA Options

The following table describes the options available for the PMA. For more information about the PMA, refer to the *PMA Architecture* section in the *Transceiver Architecture in Arria V GZ Devices*.

Some parameters have ranges where the value is specified as Device Dependent. For such parameters, the possible range of frequencies and bandwidths depends on the device, speed grade, and other design characteristics. Refer to the *Arria V GZ Device Datasheet* for specific data for Arria V GZ devices.

TX PMA Parameters

Table 15-4: TX PMA Parameters

The following table describes the TX PMA options you can specify.

For more information about the TX CMU, ATX, and fractional PLLs, refer to the *Arria V GZ PLLs* section in *Transceiver Architecture in Arria V GZ Devices*.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

TX PLL<n>

Table 15-5: TX PLL Parameters

The following table describes how you can define multiple TX PLLs for your Native PHY. The Native PHY GUI provides a separate tab for each TX PLL.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

RX CDR Options

Table 15-6: RX PMA Parameters

The following table describes the RX CDR options you can specify. For more information about the CDR circuitry, refer to the *Receiver Clock Data Recovery Unit* section in *Clock Networks and PLLs in Arria V Devices*.

PMA Optional Ports

Table 15-7: RX PMA Parameters

The following table describes the optional ports you can include in your IP Core. The QPI are available to implement the Intel Quickpath Interconnect.

For more information about the CDR circuitry, refer to the *Receiver Clock Data Recovery Unit* section in *Clock Networks and PLLs in Arria V GZ Devices*.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

The following table lists the best case latency for the most significant bit of a word for the RX deserializer for the PMA Direct datapath. For example, for an 8-bit interface width, the latencies in UI are 11 for bit 7, 12 for bit 6, 13 for bit 5, and so on.

Table 15-8: Latency for RX Deserialization in Arria V GZ Devices

Table 15-9: Latency for TX Serialization in Arria V GZ Devices

The following table lists the best- case latency for the LSB of the TX serializer for all supported interface widths for the PMA Direct datapath.

Arria V GZ Transceiver Native PHY IP Core Altera Corporation

15-12 PMA Parameters for Arria V GZ Native PHY

The following tables lists the bits used for all FPGA fabric to PMA interface widths. Regardless of the FPGA Fabric Interface Width selected, all 80 bits are exposed for the TX and RX parallel data ports. However, depending upon the interface width selected not all bits on the bus will be active. The following table lists which bits are active for each FPGA Fabric Interface Width selection. For example, if your interface is 16 bits, the active bits on the bus are [17:0] and [7:0] of the 80 bit bus. The non-active bits are tied to ground.

Table 15-10: Active Bits for Each Fabric Interface Width

Related Information

- **[Arria V Device Handbook Volume 2: Transceivers](http://www.altera.com/literature/hb/arria-v/av_5v3.pdf)**
- **[Device Datasheet for Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)**

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Standard PCS Parameters for the Native PHY

This section shows the complete datapath and clocking for the Standard PCS and defines the parameters available in the GUI to enable or disable the individual blocks in the Standard PCS.

Table 15-11: General and Datapath Parameters

The following table describes the general and datapath options for the Standard PCS.

Phase Compensation FIFO

The phase compensation FIFO assures clean data transfer to and from the FPGA fabric by compensating for the clock phase difference between the low-speed parallel clock and FPGA fabric interface clock. The following table describes the options for the phase compensation FIFO.

Table 15-12: Phase Compensation FIFO Parameters

Byte Ordering Block Parameters

The RX byte ordering block realigns the data coming from the byte deserializer. This block is necessary when the PCS to FPGA fabric interface width is greater than the PCS datapath. Because the timing of the RX PCS reset logic is indeterminate, the byte ordering at the output of the byte deserializer may or may not match the original byte ordering of the transmitted data. The following table describes the byte ordering block parameters.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Byte Serializer and Deserializer

The byte serializer and deserializer allow the PCS to operate at twice the data width of the PMA serializer. This feature allows the PCS to run at a lower frequency and accommodate a wider range of FPGA interface widths. The following table describes the byte serialization and deserialization options you can specify.

Table 15-13: Byte Serializer and Deserializer Parameters

8B/10B

The 8B/10B encoder generates 10-bit code groups from the 8-bit data and 1-bit control identifier. In 8-bit width mode, the 8B/10B encoder translates the 8-bit data to a 10-bit code group (control word or data word) with proper disparity. The 8B/10B decoder decodes the data into an 8-bit data and 1-bit control identifier. The following table describes the 8B/10B encoder and decoder options.

Table 15-14: 8B/10B Encoder and Decoder Parameters

Rate Match FIFO

The rate match FIFO compensates for the very small frequency differences between the local system clock and the RX recovered clock. The following table describes the rate match FIFO parameters.

Table 15-15: Rate Match FIFO Parameters

When you enable the simplified data interface and enable the rate match FIFO status ports, the rate match FIFO bits map to the high-order bits of the data bus as listed in the following table. This table uses the following definitions:

- Basic double width: The **Standard PCS protocol mode** GUI option is set to **basic**. The FPGA data width is twice the PCS data width to allow the fabric to run at half the PCS frequency.
- SerialTM RapidIO double width: You are implementing the Serial RapidIO protocol. The FPGA data width is twice the PCS data width to allow the fabric to run at half the PCS frequency.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Note: If you have the auto-negotiation state machine in your transceiver design, please note that the rate match FIFO is capable of inserting or deleting the first two bytes (K28.5//D2.2) of /C2/ ordered sets during auto-negotiation. However, the insertion or deletion of the first two bytes of /C2/ ordered sets can cause the auto-negotiation link to fail. For more information, visit **[Altera Knowledge Base](http://www.altera.com/support/kdb/solutions/rd09182013_734.html) [Support Solution](http://www.altera.com/support/kdb/solutions/rd09182013_734.html)**.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

 $^{(15)}$ PAD and EBD are control characters. PAD character is typically used fo fill in the remaining lanes in a multi-lane link when one of the link goes to logical idle state. EDB indicates End Bad Packet.

Word Aligner and Bit-Slip Parameters

The word aligner aligns the data coming from RX PMA deserializer to a given word boundary. When the word aligner operates in bit-slip mode, the word aligner slips a single bit for every rising edge of the bit slip control signal. The following table describes the word aligner and bit-slip parameters.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Bit Reversal and Polarity Inversion

These functions allow you to reverse bit order, byte order, and polarity to correct errors and to accommodate different layouts of data. The following table describes these parameters.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

PRBS Verifier

You can use the PRBS pattern generators for verification or diagnostics. The pattern generator blocks support the following patterns:

- Pseudo-random binary sequence (PRBS)
- Square wave

Table 15-18: PRBS Parameters

Related Information

[Transceiver Architecture in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52002.pdf)

Standard PCS Pattern Generators

The Standard PCS includes a pattern generator that generates and verifies the PRBS patterns.

Table 15-19: Standard PCS PRBS Patterns

The Standard PCS requires a specific word alignment for the PRBS pattern. You must specify a word alignment pattern in the verifier that matches the generator pattern specified. In the Standard PCS, PRBS patterns available depend upon the PCS-PMA width. The following table below illustrates the patterns are available based upon the PCS-PMA width.

Table 15-20: PRBS Patterns in the 8G PCS with PCS-PMA Widths

Unlike the 10G PRBS verifier, the Standard PRBS verifier uses the Standard PCS word aligner. You must specify the word aligner size and pattern. The following table lists the encodings for the available choices.

Table 15-21: Word Aligner Size and Word Aligner Pattern

PCS-PMA Width	PRBS Patterns	PRBS Pattern Select	Word Aligner Size	Word Aligner Pattern
8-bit	PRBS ₇	3'b010	3'b001	0x0000003040
	PRBS 8	3'b000	3'b001	0x000000FF5A
	PRBS 23	3'b100	3'b001	0x0000003040
	PRBS 15	3'b101	3'b001	0x0000007FFF
	PRBS 31	3'b110	3'b001	0x000000FFFF
10-bit	PRBS 10	3'b000	3'b010	0x00000003FF
	PRBS 15	3'b101	3'b000	0x0000000000
	PRBS 31	3'b110	3'b010	0x00000003FF
16-bit	PRBS ₇	3'b000	3'b010	0x0000003040
	PRBS 23	3'b001	3'b101	0x00007FFFFF
	PRBS 15	3'b101	3'b011	0x0000007FFF
	PRBS 31	3'b110	3'b011	0x000000FFFF

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Registers and Values

The following table lists the offsets and registers for the Standard PCS pattern generator and verifier. **Note:** All undefined register bits are reserved.

Table 15-22: Offsets for the Standard PCS Pattern Generator and Verifier

Offset	OffsetBits	R/W	Name	Description
0x97	[9]	R/W	PRBS TX Enable	When set to 1'b1, enables the PRBS generator.
	[8:6]	R/W	PRBS Pattern Select	Specifies the encoded PRBS pattern defined in the previous table.
0x99	[9]	R/W	Clock Power Down TX	When set to 1'b1, powers down the PRBS Clock in the transmitter. When set to 1'b0, enables the PRBS generator.
0x141	[0]	R/W	PRBS TX Inversion	Set to 1'b1 to invert the data leaving the PCS block.
0x16D	$[2]$	R/W	PRBS RX Inversion	Set to 1 ^{'b} 1 to invert the data entering the PCS block.
0xA0	$[5]$	R/W	PRBS RX Enable	When set to 1 ^{'b} 1, enables the PRBS verifier in the receiver.
	$[4] % \includegraphics[width=1\textwidth]{images/TrDiM-Architecture.png} \caption{The figure shows the results of the estimators in the left hand side.} \label{TrDiM-Architecture}$	R/W	PRBS Error Clear	When set to $1'b1$, deasserts rx_prbs done and restarts the PRBS pattern.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

10G PCS Parameters for Arria V GZ Native PHY

This section shows the complete datapath and clocking for the 10G PCS and defines parameters available in the GUI to enable or disable the individual blocks in the 10G PCS.

UG-01080 2020.06.02

Table 15-23: General and Datapath Parameters

10G TX FIFO

The TX FIFO is the interface between TX data from the FPGA fabric and the PCS. This FIFO is an asynchronous 73-bit wide, 32-deep memory buffer It also provides full, empty, partially full, and empty flags based on programmable thresholds. The following table describes the 10G TX FIFO parameters.

Table 15-24: 10G TX FIFO Parameters

10G RX FIFO

The RX FIFO is the interface between RX data from the FPGA fabric and the PCS. This FIFO is an asynchronous 73-bit wide, 32-deep memory buffer It also provides full, empty, partially full, and empty flags based on programmable thresholds. The following table describes the 10G RX FIFO parameters.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Table 15-25: 10G RX FIFO Parameters

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Interlaken Frame Generator

TX Frame generator generates the metaframe. It encapsulates the payload from MAC with the framing layer control words, including sync, scrambler, skip and diagnostic words. The following table describes the Interlaken frame generator parameters.

Table 15-26: Interlaken Frame Generator Parameters

Interlaken Frame Synchronizer

The Interlaken frame synchronizer block achieves lock by looking for four synchronization words in consecutive metaframes. After synchronization, the frame synchronizer monitors the scrambler word in the metaframe and deasserts the lock signal after three consecutive mismatches and starts the synchroni-

zation process again. Lock status is available to the FPGA fabric. The following table describes the Interlaken frame synchronizer parameters.

Interlaken CRC32 Generator and Checker

CRC-32 provides a diagnostic tool on a per-lane basis. You can use CRC-32 to trace interface errors back to an individual lane. The CRC-32 calculation covers the whole metaframe including the Diagnostic Word itself. This CRC code value is stored in the CRC32 field of the Diagnostic Word. The following table describes the CRC-32 parameters.

Table 15-28: Interlaken CRC32 Generator and Checker Parameters

10GBASE-R BER Checker

The BER monitor block conforms to the 10GBASE-R protocol specification as described in IEEE 802.3-2008 Clause-49. After block lock is achieved, the BER monitor starts to count the number of invalid synchronization headers within a 125-ms period. If more than 16 invalid synchronization headers are observed in a 125-ms period, the BER monitor provides the status signal to the FPGA fabric, indicating a high bit error. The following table describes the 10GBASE-R BER checker parameters.

Table 15-29: 10GBASE-R BER Checker Parameters

64b/66b Encoder and Decoder

The 64b/66b encoder and decoder conform to the 10GBASE-R protocol specification as described in IEEE 802.3-2008 Clause-49. The 64b/66b encoder sub-block receives data from the TX FIFO and encodes the 64-bit data and 8-bit control characters to the 66-bit data block required by the 10GBASE-R protocol. The transmit state machine in the 64b/66b encoder sub-block checks the validity of the 64-bit data from the MAC layer and ensures proper block sequencing.

The 64b/66b decoder sub-block converts the received data from the descrambler into 64-bit data and 8-bit control characters. The receiver state machine sub-block monitors the status signal from the BER monitor. The following table describes the 64/66 encoder and decoder parameters.

Table 15-30: 64b/66b Encoder and Decoder Parameters

15-40 10G PCS Parameters for Arria V GZ Native PHY

Scrambler and Descrambler Parameters

TX scrambler randomizes data to create transitions to create DC-balance and facilitate CDR circuits based on the $x^{58} + x^{39} + 1$ polynomial. The scrambler operates in the following two modes:

- Synchronous—The Interlaken protocol requires synchronous mode.
- Asynchronous (also called self-synchronized)—The 10GBASE-R protocol requires this mode as specified in IEEE 802.3-2008 Clause-49.

The descrambler block descrambles received data to regenerate unscrambled data using the x58+x39+1 polynomial. The following table describes the scrambler and descrambler parameters.

Interlaken Disparity Generator and Checker

The Disparity Generator monitors the data transmitted to ensure that the running disparity remains within a ±96-bit bound. It adds the 67th bit to indicate whether or not the data is inverted. The Disparity Checker monitors the status of the 67th bit of the incoming word to determine whether or not to invert bits[63:0] of the received word. The following table describes Interlaken disparity generator and checker parameters.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Parameter Range Range Description Enable Interlaken TX disparity generator On/Off When you turn this option **On**, the 10G PCS includes the disparity generator. This option is available for the Interlaken protocol. **Enable Interlaken RX disparity generator On**/**Off** When you turn this option **On**, the 10G PCS includes the disparity checker. This option is available for the Interlaken protocol.

Table 15-32: Interlaken Disparity Generator and Checker Parameters

Block Synchronization

The block synchronizer determines the block boundary of a 66-bit word for the 10GBASE-R protocol or a 67-bit word for the Interlaken protocol. The incoming data stream is slipped one bit at a time until a valid synchronization header (bits 65 and 66) is detected in the received data stream. After the predefined number of synchronization headers is detected, the block synchronizer asserts rx 10g blk lock to other receiver PCS blocks down the receiver datapath and to the FPGA fabric. The block synchronizer is designed in accordance with both the Interlaken protocol specification and the 10GBASE-R protocol specification as described in IEEE 802.3-2008 Clause-49.

Table 15-33: Bit Reversal and Polarity Inversion Parameters

Gearbox

The gearbox adapts the PMA data width to a wider PCS data width when the PCS is not two or four times the PMA width.

Table 15-34: Gearbox Parameters

PRBS Verifier

You can use the PRBS pattern generators for verification or diagnostics. The pattern generator blocks support the following patterns:

- Pseudo-random binary sequence (PRBS)
- Pseudo-random pattern
- Square wave

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Table 15-35: PRBS Parameters

Related Information

[Transceiver Archictecture in Arria V GZ Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

10G PCS Pattern Generators

The 10G PCS supports the PRBS, pseudo-random pattern, and square wave pattern generators. You enable the pattern generator or verifiers in the 10G PCS, by writing a 1 to the TX Test Enable and RX Test Enable bits. The following table lists the offsets and registers of the pattern generators and verifiers in the 10G PCS.

- **Note:** The 10G PRBS generator inverts its pattern before transmission. The 10G PRBS verifier inverts the received pattern before verification. You may need to invert the patterns if you connect to third-party PRBS pattern generators and checkers.
	- All undefined register bits are reserved.

Table 15-36: Pattern Generator Registers

 \overline{a}

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

PRBS Pattern Generator

To enable the PRBS pattern generator, write 1'b1 to the RX PRBS Clock Enable and TX PRBS Clock Enable bits.

The following table shows the available PRBS patterns:

Pseudo-Random Pattern Generator

The pseudo-random pattern generator is specifically designed for the 10GBASE-R and 1588 protocols. To enable this pattern generator, write the following bits:

- Write 1'b0 to the TX Test Pattern Select bit.
- Write 1'b1 to the TX Test Enable bit.

15-46 Interfaces for Arria V GZ Native PHY

In addition you have the following options:

- You can toggle the Data Pattern Select bit switch between two data patterns.
- You can change the value of seed A and seed B.

Unlike the PRBS pattern generator, the pseudo-random pattern generator does not require a configurable clock.

Square Wave Generator

To enable the square wave, write the following bits:

- Write 1'b1 to the TX Test Enable bit.
- Write 1'b1 to the Square Wave Clock Enable bit.
- Write 1'b1 to the TX Test Select bit.
- Write the square Wave Pattern to $1, 4, 5, 6, 8$ or 10 consecutive 1s or 0s.

The RX datapath does not include a verifier for the square wave and does drive a clock.

Interfaces for Arria V GZ Native PHY

This section describes the interfaces available for the Arria V GZ native PHY.

The Native PHY includes several interfaces that are common to all parameterizations. It also has separate interfaces for the Standard and 10G PCS datapaths. If you use dynamic reconfiguration to change between the Standard and 10G PCS datapaths, your top-level HDL file includes the port for both the Standard and 10G PCS datapaths. In addition, the Native PHY allows you to enable ports, even for disabled blocks to facilitate dynamic reconfiguration.

The Native PHY uses the following prefixes for port names:

- Standard PCS ports—tx_std_, rx_std_
- \cdot 10G PCS ports—tx_10g_, rx_10g_
- PMA ports—tx_pma_, rx_pma_

The port descriptions use the following variables to represent parameters:

- *<n>*—The number of lanes
- *<p>*—The number of PLLs
- *<r>*—the number of CDR references clocks selected

Common Interface Ports for Arria V GZ Native PHY

This section describes the interface ports for the Arria V GZ native PHY.

Common interface consists of reset, clock signals, serial interface ports, control and status ports, parallel data ports, PMA ports and reconfig interface ports. The following figure illustrates these ports.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Table 15-38: Native PHY Common Interfaces

Arria V GZ Transceiver Native PHY IP Core Altera Corporation

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Table 15-39: Signal Definitions for tx_parallel_data with and without 8B/10B Encoding

The following table shows the signals within $tx_parallel_data$ that correspond to data, control, and status signals. The tx_parallel_data bus is always 64 bits to enable reconfigurations between the Standard and 10G PCS datapaths. If you only enable the Standard datapath, the 20, high-order bits are not used.

tion IP.

Table 15-40: Location of Valid Data Words for tx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 11-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths.

Table 15-41: Signal Definitions for rx_parallel_data with and without 8B/10B Encoding

This table shows the signals within $rx_parallel_data$ that correspond to data, control, and status signals. **RX Data Word Description**

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Table 15-42: Location of Valid Data Words for rx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 16-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths.

Related Information

[Timing Constraints for Bonded PCS and PMA Channels](#page-625-0) on page 18-11

Standard PCS Interface Ports

This section describes the PCS interface.

Figure 15-6: Standard PCS Interfaces

Table 15-43: Standard PCS Interface Ports

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Related Information

[Transceiver Architecture in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53001.pdf)

10G PCS Interface

The following figure illustrates the top-level signals of the 10G PCS. If you enable both the 10G PCS and Standard PCS your top-level HDL file includes all the interfaces for both.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Figure 15-7: Arria V Native PHY 10G PCS Interfaces

The following table describes the signals available for the 10G PCS datapath. When you enable both the 10G and Standard datapaths, both sets of signals are included in the top-level HDL file for the Native PHY.

Note: In the following table, the column labeled *"Synchronous to tx_10_coreclkin/rx_10g_coreclkin"* refers to cases where the phase compensation FIFO is not in register mode.

Table 15-44: Name Dir Synchronous to tx_10g_coreclkin/rx_10g_coreclkin Description

Arria V GZ Transceiver Native PHY IP Core Altera Corporation

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

UG-01080

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

15-64 10G PCS Interface

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

15-66 10G PCS Interface

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

SDC Timing Constraints of Arria V GZ Native PHY

This section describes SDC examples and approaches to identify false timing paths.

The Intel Quartus Prime software reports timing violations for asynchronous inputs to the Standard PCS and 10G PCS. Because many violations are for asynchronous paths, they do not represent actual timing failures. You may choose one of the following three approaches to identify these false timing paths to the Intel Quartus Prime or TimeQuest software.

In all of these examples, you must substitute you actual signal names for the signal names shown.

Example 15-1: Using the set_false_path Constraint to Identify Asynchronous Inputs

You can cut these paths in your Synopsys Design Constraints (.sdc) file by using the set_false_path command as shown in following example.

```
set false path -through \{*10gtxbursten*} -to [get registers
*10g_tx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10gtxdiagstatus*} -to [get_registers 
*10g_tx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10gtxwordslip*} -to [get_registers 
*10g_tx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10gtxbitslip*} -to [get_registers 
*10g_tx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10grxbitslip*} -to [get_registers 
*10g_rx_pcs*SYNC_DATA_REG*]
set_false_path -through {*10grxclrbercount*} -to [get_registers 
*10g_rx_pcs*SYNC_DATA_REG*] 
set false path -through {*10grxclrerrblkcnt*} -to [get registers
*10g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*10grxprbserrclr*} -to [get_registers 
*10g_rx_pcs*SYNC_DATA_REG*]
set_false_path -through {*8gbitslip*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*]
set_false_path -through {*8gbytordpld*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gcmpfifoburst*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gphfifoburstrx*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gsyncsmen*} -to [get_registers 
*8g*pcs*SYNC_DATA_REG*]
set_false_path -through {*8gwrdisablerx*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*rxpolarity*} -to [get_registers *SYNC_DATA_REG*]
set_false_path -through {*pldeidleinfersel*} -to [get_registers
```
SYNC_DATA_REG]

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Example 15-2: Using the max_delay Constraint to Identify Asynchronous Inputs

You can use the set_max_delay constraint on a given path to create a constraint for asynchronous signals that do not have a specific clock relationship but require a maximum path delay. The following example illustrates this approach.

```
# Example: Apply 10ns max delay
set_max_delay -from *tx_from_fifo* -to *8g*pcs*SYNC_DATA_REG1 10
```
Example 15-3: Using the set_false TimeQuest Constraint to Identify Asynchronous Inputs

You can use the set_false path command only during Timequest timing analysis. The following example illustrates this approach.

```
#if {$::TimeQuestInfo(nameofexecutable) eq "quartus_fit"} {
#} else {
#set_false_path -from [get_registers {*tx_from_fifo*}] -through 
{*txbursten*} -to [get_registers *8g_*_pcs*SYNC_DATA_REG
```
Dynamic Reconfiguration for Arria V GZ Native PHY

Dynamic reconfiguration calibrates each channel to compensate for variations due to process, voltage, and temperature (PVT).

As silicon progresses towards smaller process nodes, circuit performance is affected more by variations due to process, voltage, and temperature (PVT). These process variations result in analog voltages that can be offset from required ranges. The calibration performed by the dynamic reconfiguration interface compensates for variations due to PVT.

For more information about transceiver reconfiguration refer to Chapter 16, Transceiver Reconfiguration Controller IP Core.

Example 15-4: Informational Messages for the Transceiver Reconfiguration Interface

For non-bonded clocks, each channel and each TX PLL has a separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The following example shows the messages for the Arria V GZ Native PHY with four duplex channels, four TX PLLs, in a non-bonded configuration.

```
PHY IP will require 8 reconfiguration interfaces for connection to the 
external reconfiguration controller.
Reconfiguration interface offsets 0-3 are connected to the transceiver 
channels.
Reconfiguration interface offsets 4–7 are connected to the transmit PLLs.
```


Example 15-5: Overriding Logical Channel 0 Channel Assignment Restrictions in Arria V GZ Device for ×6 or ×N Bonding

If you are using \times 6 or \times N bonding, transceiver dynamic reconfiguration requires that you assign the starting channel number. Logical channel 0 should be assigned to either physical transceiver channel 1 or channel 4 of a transceiver bank. However, if you have already created a PCB with a different lane assignment for logical lane 0, you can use the workaound shown in the following example to remove this restriction. The following example redefines the pma_bonding_master parameter using the Intel Quartus Prime Assignment Editor. In this example, the pma_bonding_master was originally assigned to physical channel 1. (The original assignment could also have been to physical channel 4.) The to parameter reassigns the pma_bonding_master to the Deterministic Latency PHY instance name. You must substitute the instance name from your design for the instance name shown in quotation marks

```
set_parameter -name pma_bonding_master "\"1\"" -to "<PHY IP instance name>"
```
Simulation Support

The Intel Quartus Prime release provides simulation and compilation support for the Arria V GZ Native PHY IP Core. Refer to Running a Simulation Testbench for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your Arria V GZ Transceiver Native PHY IP Core.

Slew Rate Settings

The following transceiver slew rate settings are allowed in Intel Quartus Prime software.

Altera Corporation Arria V GZ Transceiver Native PHY IP Core

Assigning an invalid slew rate will result in an error message similar to the one below:

Error (15001): Assignment XCVR_TX_SLEW_RATE_CTRL of value "4" conflicts with the valid parameter values for pm_tx_slew_rate_ctrl

- Protocol declarations take priority over datarate. For example, XAUI has a per-lane datarate of 3.125 Gbps, but only a setting of "3" is allowed. A setting of "4" is not allowed for XAUI.
- For protocols not listed in the table, you should use the slew settings associated with your datarate.
- The IBIS-AMI slew rate figure is defined as the approximate transmitter 20% 80% rise time. The "ps" figure should not be considered quantitative and is an approximate label only.
- The IBIS-AMI models will allow you to simulate any slew rate setting for any datarate or protocol.

Cyclone V Transceiver Native PHY IP Core Overview 16

2020.06.02

The Cyclone V Transceiver Native PHY IP Core provides direct access to all control and status signals of the transceiver channels. Unlike other PHY IP Cores, the Native PHY IP Core does not include an Avalon Memory-Mapped (Avalon-MM) interface. Instead, it exposes all signals directly as ports. The Cyclone V Transceiver Native PHY IP Core includes the Standard PCS. You can select the PCS functions and control and status port that your transceiver PHY requires.

The Native Transceiver PHY does not include an embedded reset controller. You can either design custom reset logic or incorporate Altera's "Transceiver PHY Reset Controller IP Core" to implement reset functionality.

As the following figure illustrates, TX PLL and clock data recovery (CDR) reference clocks from the pins of the device are input to the PLL module and CDR logic. The Standard PCS drives TX parallel data and receives RX parallel data.

PLLs PMA altera _xcvr_native_cv Transceiver Native PHY RX PCS Parallel Data TX PCS Parallel Data CDR Reference Clock TX PLL Reference Clock CDR RX Serial Data to FPGA fabric **Transceiver** Reconfiguration **Controller** Reconfiguration to XCVR Reconfiguration from XCVR TX and RX Resets Calilbration Busy PLL and RX Locked **Transceiver** PHY Reset **Controller** Serializer \Box TX Serial Data De-Serializer **Standard** PCS

Figure 16-1: Cyclone Native Transceiver PHY IP Core

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

16-2 Cyclone Device Family Support

In a typical design, the separately instantiated Transceiver PHY Reset Controller drives reset signals to Native PHY and receives calibration and locked status signal from the Native PHY. The Native PHY reconfiguration buses connect the external Transceiver Reconfiguration Controller for calibration and dynamic reconfiguration of the channel and PLLs.

You specify the initial configuration when you parameterize the IP core. The Transceiver Native PHY IP Core connects to the "Transceiver Reconfiguration Controller IP Core" to dynamically change reference clocks, PLL connectivity, and the channel configurations at runtime.

Related Information

- **[Transceiver PHY Reset Controller IP Core](#page-615-0)** on page 18-1
- **[Transceiver Reconfiguration Controller IP Core Overview](#page-554-0)** on page 17-1

Cyclone Device Family Support

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- *Final support—*Verified with final timing models for this device.
- *Preliminary support*—Verified with preliminary timing models for this device.

Table 16-1: Device Family Support

Cyclone V Native PHY Performance and Resource Utilization

Because the Standard PCS and PMA are implemented in hard logic, the Cyclone V Native PHY IP Core requires minimal resources.

Parameterizing the Cyclone V Native PHY

Complete the following steps to configure the Cyclone V Native PHY IP Core in:

- **1.** Under **Tools** > **IP Catalog**, select **Arria V** as the device family.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Transceiver PHY**, select **Cyclone V Native PHY**.
- **3.** Use the tabs on the MegaWizard Plug-In Manager to select the options required for the protocol.
- **4.** Click **Finish** to generate your customized Cyclone V Native PHY IP Core.

General Parameters

This section lists the parameters available on the **General Options** tab.

Table 16-2: General and Datapath Options

UG-01080 2020.06.02

Related Information [Transceiver Clocking in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53002.pdf)

PMA Parameters

This section describes the options available for the PMA.

For more information about the PMA, refer to the *PMA Architecture* section in the *Transceiver Architec‐ ture in Cyclone V Devices*. Some parameters have ranges where the value is specified as Device Dependent. For such parameters, the possible range of frequencies and bandwidths depends on the device, speed

grade, and other design characteristics. Refer to *Device Datasheet for Cyclone V Devices* for specific data for Cyclone V devices.

Table 16-3: PMA Options

Related Information

- **[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)**
- **[Device Datasheet for Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_51002.pdf)**

TX PMA Parameters

Note: For more information about PLLs in Cyclone V devices, refer to the *Cyclone V PLLs* section in *Clock Networks and PLLs in Cyclone V Devices.*

Related Information

[Cyclone V Device Handbook Volume 2: Transceivers](http://www.altera.com/literature/hb/cyclone-v/cv_5v3.pdf)

TX PLL Parameters

This section allows you to define multiple TX PLLs for your Native PHY. The Native PHY GUI provides a separate tab for each TX PLL.

Table 16-5: TX PLL Parameters

RX PMA Parameters

This section describes the RX PMA options you can specify.

Note: For more information about the CDR circuitry, refer to the Receiver PMA Datapath section in the *Transceiver Architecture in Cyclone V Devices Cyclone V Devices.*

Table 16-6: RX PMA Parameters

Altera Corporation Cyclone V Transceiver Native PHY IP Core Overview

Related Information

[Transceiver Architecture in Cyclone V Devices Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

Standard PCS Parameters

This section illustrates the complete datapath and clocking for the Standard PCS and defines the parameters available to enable or disable the individual blocks in the Standard PCS.

Figure 16-2: The Standard PCS Datapath

Note: For more information about the Standard PCS, refer to the *PCS Architecture* section in the *Transceiver Architecture in Cyclone V Devices*.

The following table describes the general and datapath options for the Standard PCS.

Table 16-7: General and Datapath Parameters

Phase Compensation FIFO

The phase compensation FIFO assures clean data transfer to and from the FPGA fabric by compensating for the clock phase difference between the low speed parallel clock and FPGA fabric interface clock.

Note: For more information refer to the *Receiver Phase Compensation FIFO* and *Transmitter Phase Compensation FIFO* sections in the *Transceiver Architecture in Cyclone V Devices*.

Related Information

[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

Byte Ordering Block Parameters

The RX byte ordering block realigns the data coming from the byte deserializer. This block is necessary when the PCS to FPGA fabric interface width is greater than the PCS datapath.

Because the timing of the RX PCS reset logic is indeterminate, the byte ordering at the output of the byte deserializer may or may not match the original byte ordering of the transmitted data.

Note: For more information refer to the Byte Ordering section in the *Transceiver Architecture in Cyclone V Devices*.

Table 16-9: Byte Ordering Block Parameters

Related Information

[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

Byte Serializer and Deserializer

The byte serializer and deserializer allow the PCS to operate at twice the data width of the PMA serializer. This feature allows the PCS to run at a lower frequency and accommodate a wider range of FPGA interface widths.

Note: For more information refer to the Byte Serializer and Byte Deserializer sections in the *Transceiver Architecture in Cyclone V Devices*.

Table 16-10: Byte Serializer and Deserializer Parameters

Related Information [Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

8B/10B

The 8B/10B encoder generates 10-bit code groups from the 8-bit data and 1-bit control identifier. The 8B/10B decoder decodes the data into an 8-bit data and 1-bit control identifier.

In 8-bit width mode, the 8B/10B encoder translates the 8-bit data to a 10-bit code group (control word or data word) with proper disparity.

Note: For more information refer to the *8B/10B Encoder* and *8B/10B Decoder* sections in the *Transceiver Architecture in Cyclone V Devices.*

Altera Corporation Cyclone V Transceiver Native PHY IP Core Overview

Table 16-11: 8B/10B Encoder and Decoder Parameters

Related Information

[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

Rate Match FIFO

The rate match FIFO compensates for the very small frequency differences between the local system clock and the RX recovered clock.

For more information refer to the Rate Match FIFO sections in the *Transceiver Architecture in Cyclone V Devices*.

Table 16-12: Rate Match FIFO Parameters

16-16 Rate Match FIFO

When you enable the simplified data interface and enable the rate match FIFO status ports, the rate match FIFO bits map to the high-order bits of the data bus as listed in the following table. This table uses the following definitions:

- Basic double width: The **Standard PCS protocol mode** GUI option is set to **basic**. The FPGA data width is twice the PCS data width to allow the fabric to run at half the PCS frequency.
- SerialTM RapidIO double width: You are implementing the Serial RapidIO protocol. The FPGA data width is twice the PCS data width to allow the fabric to run at half the PCS frequency.
- **Note:** If you have the auto-negotiation state machine in your transceiver design, please note that the rate match FIFO is capable of inserting or deleting the first two bytes (K28.5//D2.2) of /C2/ ordered sets during auto-negotiation. However, the insertion or deletion of the first two bytes of /C2/ ordered sets can cause the auto-negotiation link to fail. For more information, visit **[Altera Knowledge Base](http://www.altera.com/support/kdb/solutions/rd09182013_734.html) [Support Solution](http://www.altera.com/support/kdb/solutions/rd09182013_734.html)**.

Status Condition Protocol 19 Condition Protocol 19 Algority Mapping of Status Flags to RX Data Protocol Full PHY IP Core for PCI Express (PIPE) Basic double width $RXD[62:62] = rx$ rmfifostatus[1:0], or $RXD[46:45] = rx_rmfifos$ tatus[1:0], or $RXD[30:29] = rx_$ rmfifostatus[1:0], or $RXD[14:13] = rxrmfifos$ $tatus[1:0]$ $2'$ b $11 =$ full XAUI, GigE, Serial RapidIO double width rx_std_rm_fifo_full $1'b1 = full$ All other protocols Depending on the FPGA fabric to PCS interface width either: $RXD[46:45] = rx_rmfifos \text{tatus}[1:0], \text{or}$ $RXD[14:13] = rx_rmfifos$ tatus[1:0] $2'$ b11 = full

Table 16-13: Status Flag Mappings for Simplified Native PHY Interface

Cyclone V Transceiver Native PHY IP Core Overview Altera Corporation Altera Corporation

 $^{(16)}$ PAD and EBD are control characters. PAD character is typically used fo fill in the remaining lanes in a multi-lane link when one of the link goes to logical idle state. EDB indicates End Bad Packet.

16-18 Word Aligner and BitSlip Parameters

UG-01080 2020.06.02

Related Information

[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

Word Aligner and BitSlip Parameters

The word aligner aligns the data coming from RX PMA deserializer to a given word boundary. When the word aligner operates in bitslip mode, the word aligner slips a single bit for every rising edge of the bit slip control signal.

Note: For more information refer to the Word Aligner section in the *Transceiver Architecture inCycloneV Devices*.

Table 16-14: Word Aligner and BitSlip Parameters

Altera Corporation Cyclone V Transceiver Native PHY IP Core Overview

Related Information

[Transceiver Architecture inCycloneV Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

Bit Reversal and Polarity Inversion

The bit reversal and polarity inversion functions allow you to reverse bit order, byte order, and polarity to correct errors and to accommodate different layouts of data.

Table 16-15: Bit Reversal and Polarity Inversion Parameters

Interfaces

The Native PHY includes several interfaces that are common to all parameterizations.

The Native PHY allows you to enable ports, even for disabled blocks to facilitate dynamic reconfiguration.

The Native PHY uses the following prefixes for port names:

• Standard PCS ports—tx_std, rx_std

The port descriptions use the following variables to represent parameters:

- <*n*>—The number of lanes
- <*p*>—The number of PLLs
- <*r*>—The number of CDR references clocks selected

Altera Corporation Cyclone V Transceiver Native PHY IP Core Overview

Common Interface Ports

Common interface consists of reset, clock signals, serial interface ports, control and status ports, parallel data ports, and reconfig interface ports.

Figure 16-3: Common Interface Ports

Table 16-16: Native PHY Common Interfaces

Altera Corporation Cyclone V Transceiver Native PHY IP Core Overview

Table 16-17: Signal Definitions for tx_parallel_data with and without 8B/10B Encoding

The following table shows the signals within $tx_parallel_data$ that correspond to data, control, and status signals.

Altera Corporation Cyclone V Transceiver Native PHY IP Core Overview

Table 16-18: Location of Valid Data Words for tx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 11-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths.

Table 16-19: Signal Definitions for rx_parallel_data with and without 8B/10B Encoding

This table shows the signals within $rx_parallel_data$ that correspond to data, control, and status signals. **RX Data Word Description**

Cyclone V Transceiver Native PHY IP Core Overview Altera Corporation Altera Corporation

Table 16-20: Location of Valid Data Words for rx_parallel_data for Various FPGA Fabric to PCS Parameterizations

The following table shows the valid 16-bit data words with and without the byte deserializer for single- and double-word FPGA fabric to PCS interface widths.

Related Information

- **[Timing Constraints for Bonded PCS and PMA Channels](#page-625-0)** on page 18-11
- **[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)**
- **[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53003.pdf)**

Cyclone V Standard PCS Interface Ports

This section describes the signals that comprise the Standard PCS interface.

Figure 16-4: Standard PCS Interfaces

Table 16-21: Standard PCS Interface Ports

Altera Corporation Cyclone V Transceiver Native PHY IP Core Overview

Related Information

[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

SDC Timing Constraints

This section describes SDC timing constraints for the Cyclone V Native PHY.

The Intel Quartus Prime software reports timing violations for asynchronous inputs to the Standard PCS. Because many violations are for asynchronous paths, they do not represent actual timing failures. You may choose one of the following three approaches to identify these false timing paths to the Intel Quartus Prime or TimeQuest software.

• You can cut these paths in your Synopsys Design Constraints (**.sdc**) file by using the set_false_path command as shown in the following example.

Example 16-1: Using the set_false_path Constraint to Identify Asynchronous Inputs

```
set_false_path -through {*8gbitslip*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*]
set_false_path -through {*8gbytordpld*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gcmpfifoburst*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gphfifoburstrx*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*8gsyncsmen*} -to [get_registers 
*8g*pcs*SYNC_DATA_REG*]
set_false_path -through {*8gwrdisablerx*} -to [get_registers 
*8g_rx_pcs*SYNC_DATA_REG*] 
set_false_path -through {*rxpolarity*} -to [get_registers *SYNC_DATA_REG*]
set_false_path -through {*pldeidleinfersel*} -to [get_registers 
*SYNC_DATA_REG*]
```
• You can use the set \max delay constraint on a given path to create a constraint for asynchronous signals that do not have a specific clock relationship but require a maximum path delay.

Example 16-2: Using the max_delay Constraint to Identify Asynchronous Inputs

```
# Example: Apply 10ns max delay
set_max_delay -from *tx_from_fifo* -to *8g*pcs*SYNC_DATA_REG1 10
```
• You can use the set_false path command only during Timequest timing analysis.

Example 16-3: Using the set_false TimeQuest Constraint to Identify Asynchronous Inputs

```
#if {$::TimeQuestInfo(nameofexecutable) eq "quartus_fit"} { 
#} else {
#set_false_path -from [get_registers {*tx_from_fifo*}] -through 
{*txbursten*} -to [get_registers *8g_*_pcs*SYNC_DATA_REG
```
Note: In all of these examples, you must substitute your actual signal names for the signal names shown.

Dynamic Reconfiguration

Dynamic reconfiguration calibrates each channel to compensate for variations due to process, voltage, and temperature (PVT).

These process variations result in analog voltages that can be offset from required ranges. The calibration performed by the dynamic reconfiguration interface compensates for variations due to PVT.

For non-bonded clocks, each channel and each TX PLL has a separate dynamic reconfiguration interfaces. The MegaWizard Plug-In Manager provides informational messages on the connectivity of these interfaces. The following example shows the messages for the Cyclone V Native PHY with four duplex channels, four TX PLLs, in a nonbonded configuration.

For more information about transceiver reconfiguration refer to Transceiver Reconfiguration Controller IP Core.

Example 16-4: Informational Messages for the Transceiver Reconfiguration Interface

PHY IP will require 8 reconfiguration interfaces for connection to the external reconfiguration controller. Reconfiguration interface offsets 0-3 are connected to the transceiver channels. Reconfiguration interface offsets 4–7 are connected to the transmit PLLs.

Related Information

[Transceiver Architecture in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53001.pdf)

Simulation Support

The Intel Quartus Prime release provides simulation and compilation support for the Native PHY IP Core. Refer to Running a Simulation Testbench for a description of the directories and files that the Intel Quartus Prime software creates automatically when you generate your Native PHY IP Core.

Related Information

[Running a Simulation Testbench](#page-16-0) on page 1-6

Slew Rate Settings

The following transceiver slew rate settings are allowed in Intel Quartus Prime software.

Table 16-22: Slew Rate Settings for Cyclone V devices

Altera Corporation Cyclone V Transceiver Native PHY IP Core Overview

Note: For protocols not mentioned in the above table, the Intel Quartus Prime and IBIS-AMI settings will be in accordance to the specified data rates. For example, for SATA 3Gbps; allowed Intel Quartus Prime and IBIS-AMI settings are 3 and Protocol - (4) XAUI respectively.

Cyclone V Transceiver Native PHY IP Core Overview Altera Corporation Altera Corporation

Transceiver Reconfiguration Controller IP Core Overview 17

The Altera Transceiver Reconfiguration Controller dynamically reconfigures analog settings in Arria V, Arria V GZ, Cyclone V, and Stratix V devices. Dynamic reconfiguration allows you to compensate for variations due to process, voltage, and temperature (PVT) in 28-nm devices.

Dynamic reconfiguration is required for Arria V, Arria V GZ, Cyclone V, and Stratix V devices that include transceivers. The reconfiguration functionality available in Arria V and Cyclone V devices is a subset of the functionality available for Stratix V devices.

Note: Some of the reconfiguration features not available for Arria V and Cyclone V devices in the current release, may be available in subsequent releases. Arria V and Cyclone V devices do not include ATX PLLs. Stratix V and Arria V GZ devices include ATX PLLs.

Table 17-1: Device Support for Dynamic Reconfiguration

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

17-2 Transceiver Reconfiguration Controller System Overview

For more information about the features that are available for each device refer to the following device documentation: *Dynamic Reconfiguration in Stratix V Devices*, *Dynamic Reconfiguration in Arria V Devices*, and *Dynamic Reconfiguration in Cyclone V Devices*. These chapters are included in the Stratix V, Arria V, and Cyclone V device handbooks, respectively.

Related Information

- **[Dynamic Reconfiguration in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52008.pdf)**
- **[Dynamic Reconfiguration in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53007.pdf)**
- **[Dynamic Reconfiguration in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53007.pdf)**

Transceiver Reconfiguration Controller System Overview

This section describes the Transceiver Reconfiguration Controller's role. You can include the embedded controller that initiates reconfiguration in your FPGA or use an embedded processor on the PCB.

Altera Corporation Transceiver Reconfiguration Controller IP Core Overview

An embedded controller programs the Transceiver Reconfiguration Controller using its Avalon-MM slave interface. The reconfig_to_xcvr and reconfig_from_xcvr buses include the Avalon-MM address, read, write, readdata, writedata, and signals that connect to features related to calibration and signal integrity.

17-4 Transceiver Reconfiguration Controller System Overview

The Transceiver Reconfiguration Controller provides two modes to dynamically reconfigure transceiver settings:

• Register Based—In this access mode you can directly reconfigure a transceiver PHY IP core using the Transceiver Reconfiguration Controller's reconfiguration management interface. You initiate reconfigu‐ ration using a series of Avalon-MM reads and writes to the appropriate registers of the Transceiver Reconfiguration Controller. The Transceiver Reconfiguration Controller translates the device independent commands received on the reconfiguration management interface to device dependent commands on the transceiver reconfiguration interface. For more information, refer to *Changing Transceiver Settings Using Register-Based Reconfiguration*.

For more information about Avalon-MM interfaces including timing diagrams, refer to the Avalon Interface Specifications.

• Streamer Based —This access mode allows you to either stream a MIF that contains the reconfiguration data or perform direct writes to perform reconfiguration. The streaming mode uses a memory initialization file (**.mif**) to stream an update to the transceiver PHY IP core. The **.mif** file can contain changes for many settings. For example, a single **.mif** file might contain changes to the PCS datapath settings, clock settings, and PLL parameters. You specify the **.mif** using write commands on the Avalon-MM PHY management interface. After the streaming operation is specified, the update proceeds in a single step. For more information, refer to *Changing Transceiver Settings Using Streamer-Based Reconfigura‐ tion*. In the direct write mode, you perform Avalon-MM reads and writes to initiate a reconfiguration of the PHY IP. For more information, refer to *Direct Write Reconfiguration*.

The following table shows the features that you can reconfigure or control using register-based and MIFbased access modes for Stratix V devices.

Table 17-2: Reconfiguration Feature Access Modes

Related Information

- **[Changing Transceiver Settings Using Register-Based Reconfiguration](#page-596-0)** on page 17-43
- **[Changing Transceiver Settings Using Streamer-Based Reconfiguration](#page-597-0)** on page 17-44
- **[Direct Write Reconfiguration](#page-597-0)** on page 17-44

• **[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)**

Transceiver Reconfiguration Controller Performance and Resource Utilization

This section describes the approximate device resource utilization for a the Transceiver Reconfiguration Controller for Stratix V devices. The numbers of combinational ALUTs and logic registers are rounded to the nearest 50.

Note: To close timing, you may need to instantiate multiple instances of the Transceiver Reconfiguration Controller IP Core to the multiple transceiver PHYs in your design to reduce routing delays. However, you cannot connect multiple Transceiver Reconfiguration Controllers to a single transceiver PHY.

Table 17-3: Resource Utilization for Stratix V Devices

Parameterizing the Transceiver Reconfiguration Controller IP Core

Complete the following steps to configure the Transceiver Reconfiguration Controller IP Core in the MegaWizard Plug-In Manager:

- **1.** Under **Tools** > **IP Catalog**, select the device family of your choice.
- **2.** Under **Tools** > **Interfaces** > **Transceiver PHY** > **Transceiver Reconfiguration Controller**
- **3.** Select the options required for your design.
- **4.** Click **Finish** to generate your parameterized Reconfiguration Controller IP Core.

Transceiver Reconfiguration Controller IP Core Overview Altera Controller IP Core Overview Altera Corporation

⁽¹⁷⁾ The time to complete these functions depends upon the complexity of the reconfiguration operation.

Parameterizing the Transceiver Reconfiguration Controller IP Core in Qsys

Complete the following steps to configure the Transceiver Reconfiguration Controller IP Core in Qsys:

- **1.** On the **Project Settings** tab, select **Arria V**, **Arria V GZ**, **Cyclone V**, or **Stratix V** from the list.
- **2.** On the Component Library tab, type the following text string in the search box: reconfig. Qsys filters the component library and shows all components matching the text string you entered.
- **3.** Click **Transceiver Reconfiguration Controller** and then click +**Add**.
- **4.** Select the options required for your design. For a description of these options, refer to the **General Options Parameters**.
- **5.** Click **Finish** to generate your customized Transceiver Reconfiguration Controller PHY IP Core.

General Options Parameters

This section lists the available options.

Table 17-4: General Options

Altera Corporation Transceiver Reconfiguration Controller IP Core Overview

Transceiver Reconfiguration Controller Interfaces

This section describes the top-level signals of the Transceiver Reconfiguration Controller.

Note: By default, the **Block Diagram** shown in the MegaWizard Plug-In Manager labels the external pins with the *interface type* and places the *interface name* inside the box. The interface type and name are used in the Hardware Component Description File (**_hw.tcl**). If you click **Show signals**, the block diagram expands to show all of the signals of the component given the options currently selected in the MegaWizard Plug-In Manager.

For more information about **_hw.tcl** files refer to the *Component Interface Tcl Reference* in volume 1 of the *Intel Quartus Prime Handbook*.

Related Information

[Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)

MIF Reconfiguration Management Avalon-MM Master Interface

This section describes the signals that comprise of the MIF Reconfiguration Management Interface. The Transceiver Reconfiguration Controller communicates to an on-chip ROM or any other memory used to store the MIF using this interface.

Table 17-5: MIF Reconfiguration Management Avalon-MM Master Interface

Transceiver Reconfiguration Interface

This section describes the signals that comprise the dynamic reconfiguration interface. The Transceiver Reconfiguration Controller communicates with the PHY IP cores using this interface. In the following table, <n> is the number of reconfiguration interfaces connected to the Transceiver Reconfiguration Controller.

Table 17-6: Transceiver Reconfiguration Interface

Reconfiguration Management Interface

This section describes the reconfiguration management interface.

The reconfiguration management interface is an Avalon-MM slave interface. You can use an embedded controller to drive this interface. Alternatively, you can use a finite state machine to control all Avalon-MM reads and writes to the Transceiver Reconfiguration Controller. This interface provides access to the Transceiver Reconfiguration Controller's Avalon-MM registers.

For more information about the Avalon-MM protocol, including timing diagrams, refer to the *Avalon Interface Specifications*.

Table 17-7: Reconfiguration Management Interface

Transceiver Reconfiguration Controller IP Core Overview Altera Controller IP Core Overview Altera Corporation

Related Information

[Avalon Interface Specifications](http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)

Transceiver Reconfiguration Controller Memory Map

Each register-based feature has its own Avalon-MM address space within the Transceiver Reconfiguration Controller.

Figure 17-3: Memory Map of the Transceiver Reconfiguration Controller Registers

The following table lists the address range for the Transceiver Reconfiguration Controller and the reconfi‐ guration and signal integrity modules. The Avalon-MM interface uses byte addresses.

Transceiver Reconfiguration Controller Calibration Functions

The Transceiver Reconfiguration Controller supports various calibration functions to enhance the performance and operation of any connected transceiver PHY IP core. Refer to Resource Utilization for Stratix V Devices for the resource utilization of these calibration functions.

Offset Cancellation

The offset cancellation function adjusts the offsets within the RX PMA and the CDR parameters for process variations to achieve optimal performance.

Offset cancellation runs only once upon power-up. The RX buffers are unavailable while this function is running. This calibration feature is run automatically and enabled by default.

Duty Cycle Calibration

The TX clocks generated by the CMU and travel across the clock network may introduce duty cycle distortion (DCD). DCD calibration function reduces this distortion.

DCD runs once during device power up and you can manually trigger DCD after power up. Altera recommends that you enable DCD for Arria V and Cyclone V devices if either of the following conditions is true:

- The data rate is greater than or equal to 4.9152 Gbps
- The design dynamically reconfigures the TX PLL and the data rate is greater than or equal to 4.9152 Gbps

Related Information

[AN 676: Using the Arria V and Cyclone V Reconfiguration Controller to Perform Dynamic](http://www.altera.com/literature/an/an676.pdf) [Reconfiguration](http://www.altera.com/literature/an/an676.pdf)

Transceiver Reconfiguration Controller IP Core Overview Altera Corporation Altera Corporation

Auxiliary Transmit (ATX) PLL Calibration

ATX calibration tunes the parameters of the ATX PLL for optimal performance. This function runs once after power up. You can rerun this function by writing into the appropriate memory-mapped registers.

The RX buffer is unavailable while this function is running. You should run the ATX calibration after reconfiguring the PLL. You may need to rerun ATX calibration if you reset an ATX PLL and it does not lock after the specified lock time.

For more information about the Auxiliary Transmit (ATX) PLL Calibration refer to ATX PLL Calibration Registers.

Refer to the *Parameterizing the Transceiver Reconfiguration Controller IP Core in the MegaWizard Plug-In Manager* section for information about how to enabled these functions.

Note: If you are using a PHY IP with DFE enabled with a reconfiguration controller and/or if you are using ATX PLLs in your design, then the reference clock to the PHY IP must be stable before the reconfiguration controller is taken out of reset state.

Transceiver Reconfiguration Controller PMA Analog Control Registers

You can use the Transceiver Reconfiguration Controller to reconfigure the following analog controls:

- Differential output voltage (V_{OD})
- Pre-emphasis taps
- Receiver equalization control
- Receiver equalization DC gain
- Reverse serial loopback

Note: All undefined register bits are reserved.

Table 17-9: PMA Analog Registers

Refer to the *Arria V Device Datasheet*, the *Cyclone V Device Datasheet*, or the *Stratix V Device Datasheet* for more information about the electrical characteristics of each device. The final values are currently pending full characterization of the silicon.

Note: All undefined register bits are reserved.

Table 17-10: PMA Offsets and Values

Refer to *Changing Transceiver Settings Using Register-Based Reconfiguration* and *Changing Transceiver Settings Using Streamer-Based Reconfiguration* for the procedures you can use to update PMA settings.

Related Information

- **[Arria V Device Datasheet](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)**
- **[Cyclone V Device Datasheet](http://www.altera.com/literature/hb/cyclone-v/cv_51002.pdf)**
- **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**
- **[Application Note 645: Dynamic Reconfiguration of PMA Controls in Stratix V Devices](http://www.altera.com/literature/an/an645.pdf)**

Transceiver Reconfiguration Controller EyeQ Registers

EyeQ is a debug and diagnostic tool that analyzes the incoming data, including the receiver's gain, noise level, and jitter after the receive buffer. EyeQ is only available for Stratix V and Arria V GZ devices.

- Using the reconfiguration controller (offset 0x11)
- Using the QSF assignments

Different values are used for each method. The settings for using the reconfiguration controller range from 0 to 15 and the settings for using the QSF assignments are from 1 to 16. For example, setting 0 in the transceiver reconfiguration controller corresponds to setting 1 for the QSF assignments and so forth.

⁽¹⁸⁾ There are two possible methods to modify the RX linear equalization settings:

EyeQ uses a phase interpolator and sampler to estimate the vertical and horizontal eye opening using the values that you specify for the horizontal phase and vertical height as described in the **[Table 17-12](#page-571-0)**table. The phase interpolator generates a sampling clock and the sampler examines the data from the sampler output. As the phase interpolator output clock phase is shifted by small increments, the data error rate goes from high to low to high if the receiver is good. The number of steps of valid data is defined as the width of the eye. If none of the steps yields valid data, the width of the eye is equal to 0, which means the eye is closed.

When the Bit Error Rate Block (BERB) is not enabled, the sampled data is deserialized and sent to the IP core; the PRBS checker determines the Bit Error Rate (BER). When the BER Block is enabled, the Bit checker determines the BER by comparing the sampled data to the CDR sampled data.

Note: If you are using the EyeQ monitor with DFE enabled, you must put the EyeQ monitor in 1D mode by writing the EyeQ 1D-eye bit. For more information, refer to the **[Table 17-12](#page-571-0)** table . The EyeQ path is designed to measure the sampled eye margin. To estimate the pre-CDR eye opening using the measured eye margin data, you can add 10ps to the measured eye margin value for RX input signals with moderate amounts of jitter which is typical in most data streams.

The following table lists the memory-mapped EyeQ registers that you can access using Avalon-MM reads and writes on reconfiguration management interface.

Note: All channels connected to same Transceiver Reconfiguration Controller IP Core share one set of bit error rate block counters. You can monitor one channel at a time. If Transceiver Reconfiguration Controller is interrupted by other operations, such as channel switching or AEQ, the bit error rate data will be corrupted.

Note: All undefined register bits are reserved.

Note: The default value for all the register bits mentioned in this table is 0.

Note: All undefined register bits are reserved.

Table 17-12: EyeQ Offsets and Values

Note: The default value for all the register bits mentioned in this table is 0.

Altera Corporation Transceiver Reconfiguration Controller IP Core Overview

Refer to Changing Transceiver Settings Using Register-Based Reconfiguration for the procedures you can use to control the Eye Monitor.

 $\frac{(19)}{(19)}$ Writing a 1 to the Enable Eye Monitor register will reset the polarity to be positive.

This section provides an example of accessing the EyeQ registers and using the Bit Error Rate Block (BERB).

When the BERB is enabled, the serial bit checker compares the data from CDR path and EyeQ path. The BERB accumulates the total received bit numbers and the error bit numbers. You can use the BERB block as a diagnostic tool to perform in-system link analysis without interrupting the link traffic. The steps below provide BERB operation example:

- Write 3'b111 to bit[2:0] in offset 0x0 to enable BERB
- Set Horizontal Phase and/or Vertical High in offset 0x1 and/or 0x2
- Set 2'b01 to bit[4:3] in offset 0x0 to reset the counters
- Set 2'b10 to bit [4:3] in offset 0x0 to take a snapshot of the counters. Read the counter values from offsets 0x5 to 0x8.
- Repeat steps 2 to 4 to measure the bit error rate (BER) for another horizontal phase / veritical height.

Transceiver Reconfiguration Controller DFE Registers

The DFE is an infinite impulse response filter (non-linear) that compensates for inter-symbol interference (ISI). Because the values of symbols previously detected are known, the DFE engine can estimate the ISI contributed by these symbols and cancel out this ISI by subtracting the predicted value from subsequent symbols.

This mechanism allows DFE to boost the signal to noise ratio of the received data. You can use DFE in conjunction with the receiver's linear equalization and with the transmitter's pre-emphasis feature. DFE is supported by Arria V GZ and Stratix V devices.

DFE automatically runs offset calibration and phase interpolator (PI) phase calibration on all channels after power up. You can run DFE manually to determine the optimal settings by monitoring the BER of the received data at each setting and specify the DFE settings that yield the widest eye.

- **Note:** If you are using the EyeQ monitor with DFE enabled, you must put the EyeQ monitor in 1D mode by writing the EyeQ 1D-eye bit. For more information, refer to EyeQ Offsets and Values.
- **Note:** If you are using a PHY IP that has DFE enabled with a reconfiguration controller and/or if you are using ATX PLLs in your design, then the reference clock to the PHY IP must be stable before the reconfiguration controller is taken out of reset state.

The following table lists the direct DFE registers that you can access using Avalon-MM reads and writes on reconfiguration management interface.

Note: All undefined register bits are reserved.

Table 17-13: DFE Registers

The following table describes the DFE registers that you can access to change DFE settings.

Note: All undefined register bits are reserved.

Table 17-14: DFE Offset and Values

Transceiver Reconfiguration Controller IP Core Overview Altera Controller IP Core Overview Altera Corporation

Controlling DFE Using Register-Based Reconfiguration

In register-based mode, you use a sequence of Avalon-MM reads and writes to configure the DFE and to turn it on and off. There are three ways to control the DFE using a sequence of register-based reconfiguration reads and writes.

Turning on DFE Continuous Adaptive mode

Complete the following steps to turn on DFE continuous adaptive mode:

- **1.** Read the DFE control and status register busy bit (bit 8) until it is clear.
- **2.** Write the logical channel number of the channel to be updated to the DFE logical channel number register.
- **3.** Write the DFE_offset address to 0x0.
- **4.** Write the data value 2'b11 to the data register. This data powers on DFE and enables the DFE continuous adaptation engine.
- **5.** Write the control and status register write bit to 1'b1.
- **6.** Read the control and status register busy bit. Continue to read the busy bit while its value is 1b'1.
- **7.** When busy = 1'b0, the Transceiver Reconfiguration Controller has updated the logical channel specified in Step 2 with the data specified in Steps 3 and 4.

The register-based write to turn on continuous adaptive DFE for logical channel 0 is as shown in the following example:

Example 17-1: Register-Based Write To Turn On Adaptive DFE for Logical Channel 0

```
#Setting logical channel 0
write_32 0x18 0x0
#Setting DFE offset to 0x0
write_32 0x1B 0x0
#Setting data register to 3
write_32 0x1C 0x3
#Writing the data to turn on adaptive DFE
write_32 0x1A 0x1
```
Turning on Triggered DFE Mode

Complete the following steps to turn on triggered DFE mode:

- **1.** Read the DFE control and status register busy bit (bit 8) until it is clear.
- **2.** Write the logical channel number of the channel to be updated to the DFE logical channel number register.
- **3.** Write the DFE_offset address of 0xB.
- **4.** Write the data value 1'b1 or 1'b0 to the data register.
- **5.** Write the control and status register write bit to 1'b1. This turns on DFE power and initiates triggered DFE mode.
- **6.** Read the DFE control and status register busy bit (bit 8) until it is clear.
- **7.** When busy equals 1b'0, the Transceiver Reconfiguration Controller has updated the logical channel specified in Step 2 with the data specified in Steps 3 and 4.

The register-based write to turn on the triggered DFE mode for logical channel 0 is shown in the following example:

Example 17-2: Register-Based Write To Turn On Triggered DFE Mode for Logical Channel 0

```
#Setting logical channel 0
write_32 0x18 0x0
#Setting DFE offset to 0xB
write_32 0x1B 0xB
#Setting data register to 1
write_32 0x1C 0x1
#Writing the data to turn on triggered DFE
write_32 0x1A 0x1
```
Setting the First Tap Value Using DFE in Manual Mode

Complete the following steps to use DFE in Manual mode and set first DFE tap value to 5:

Transceiver Reconfiguration Controller IP Core Overview Altera Corporation Altera Corporation

17-24 Transceiver Reconfiguration Controller AEQ Registers

- **1.** Read the DFE control and status register busy bit (bit 8) until it is clear.
- **2.** Write the logical channel number of the channel to be updated to the DFE logical channel number register.
- **3.** Write the DFE_offset address of 0x0 (DFE control register).
- **4.** Write the data value 2'b10 to the data register to enable DFE power. This powers up the DFE and DFE adaptation engine is disabled.
- **5.** Write the control and status register write bit to 1'b1.
- **6.** Read the DFE control and status register busy bit (bit 8) until it is clear.
- **7.** Write the DFE_offset address of 0x1 (DFE Tap 1 register).
- **8.** Write the data value 3'b101 to the data register.
- **9.** Write the control and status register write bit to 1'b1.

10.Read the control and status register busy bit. Continue to read the busy bit while its value is 1'b1. **11.**When busy equals 1b'0, the Transceiver Reconfiguration Controller has updated the logical channel.

The register-based write to use DFE in manual mode and set the first DFE tap value to 5 for logical channel 0 as shown in the following example:

Example 17-3: Register-Based Write To Use DFE in Manual Mode and Set the First DFE Tap Value to 5 for Logical Channel 0

#Setting logical channel 0 write_32 0x18 0x0 #Setting DFE offset to 0x0 write_32 0x1B 0x0 #Setting data register to 2 write_32 0x1C 0x2 #Writing the data to use DFE in Manual mode write_32 0x1A 0x1 #Setting DFE offset to 0x1 write_32 0x1B 0x1 #Setting data register to 5 write_32 0x1C 0x5 #Writing the data to set DFE 1st tap value to 5 write_32 0x1A 0x1

Transceiver Reconfiguration Controller AEQ Registers

Adaptive equalization compensates for backplane losses and dispersion which degrade signal quality.

AEQ can be run once to help control the four-stage continuous time linear equalizer (CTLE), which is a manual tool that compensates for backplane losses and dispersion.

The following table lists the direct AEQ registers that you can access using Avalon-MM reads and writes on reconfiguration management interface.

Note: All undefined register bits are reserved.

Table 17-15: AEQ Registers

The following table describes the AEQ registers that you can access to change AEQ settings. **Note:** All undefined register bits are reserved.

Table 17-16: AEQ Offsets and Values

Refer to *Changing Transceiver Settings Using Register-Based Reconfiguration* for the procedures you can use to control AEQ.

Transceiver Reconfiguration Controller ATX PLL Calibration Registers

The ATX PLL Calibration registers allow you to rerun ATX calibration after power up. The Transceiver Reconfiguration Controller automatically runs ATX calibration at power up.

Note: You may need to rerun ATX calibration if you reset an ATX PLL and it does not lock after the specified lock time.

The following table lists the direct access ATX registers that you can access using Avalon-MM reads and writes on reconfiguration management interface.

Note: All undefined register bits are reserved.

Table 17-17: ATX Tuning Registers

Table 17-18: ATX PLL Tuning Offsets and Values

Refer to Changing Transceiver Settings Using Register-Based Reconfiguration for the procedures you can use to control ATX tuning.

Transceiver Reconfiguration Controller IP Core Overview Altera Controller IP Core Overview Altera Corporation

Transceiver Reconfiguration Controller PLL Reconfiguration

You can use the PLL reconfiguration registers to change the reference clock input to the TX PLL or the clock data recovery (CDR) circuitry.

The PLL registers for dynamic reconfiguration feature are available when you select one of the following transceiver PHY IP cores:

- Custom PHY IP Core
- Low Latency PHY IP Core
- Deterministic Latency PHY IP Core
- Arria V, Arria V GZ, Cyclone V, and Stratix V Native PHYs

You can establish the number of possible PLL configurations on the **Reconfiguration** tab of the appropriate transceiver PHY IP core. The **Reconfiguration** tab allows you to specify up to five input reference clocks and up to four TX PLLs. You can also change the input clock source to the CDR PLL; up to five input clock sources are possible. If you plan to dynamically reconfigure the PLLs in your design, you must also enable Allow PLL Reconfiguration and specify the **Main TX PLL logical index** which is the PLL that the Intel Quartus Prime software instantiates at power up. The following figures illustrates these parameters.

Figure 17-4: Reconfiguration Tab of Custom, Low Latency, and Deterministic Latency Transceiver PHYs

Figure 17-5: Reconfiguration Tab of Native Transceiver PHYs

Note: If you dynamically reconfigure PLLs, you must provide your own reset logic by including the Altera Reset Controller IP Core or your own custom reset logic in your design. For more information about the Altera-provided reset controller, refer to Chapter 17, Transceiver PHY Reset Controller IP Core.

For more information about the Stratix V reset sequence, refer to *Transceiver Reset Control in Stratix V Devices* in volume 2 of the *Stratix V Device Handbook*. For Arria V devices, refer to *Transceiver Reset Control and Power-Down in Arria V Devices*. For Cyclone V devices refer to *Transceiver Reset Control and Power Down in Cyclone V Devices*.

When you specify multiple PLLs, you must use the QSF assignment, $XCVR_TX_PLL_RECONFIG_GROUP$, to identify the PLLs within a reconfiguration group using the Assignment Editor. The XCVR_TX_PLL_RECONFIG_GROUP assignment identifies PLLs that the Intel Quartus Prime Fitter can merge. You can assign TX PLLs from different transceiver PHY IP core instances to the same group.

Note: You must create the XCVR_TX_PLL_RECONFIG_GROUP even if one transceiver PHY IP core instance instantiates multiple TX PLLs.

Transceiver Reconfiguration Controller IP Core Overview Altera Controller IP Core Overview Altera Corporation

Related Information

- **[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)**
- **[Transceiver Reset Control and Power-Down in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53003.pdf)**
- **[Transceiver Reset Control and Power Down in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53003.pdf)**

Transceiver Reconfiguration Controller PLL Reconfiguration Registers

Lists the PLL reconfiguration registers that you can access using Avalon-MM read and write commands on reconfiguration management interface.

Note: All undefined register bits are reserved.

Table 17-19: PLL Reconfiguration Registers

Note: All undefined register bits are reserved.

Transceiver Reconfiguration Controller DCD Calibration Registers

DCD runs automatically at power up. After power up, you can rerun DCD by writing to the DCD control register. Altera recommends that you run DCD calibration for Arria V and Cyclone V devices if the data rate is greater than 4.9152 Gbps.

Note: All undefined register bits are reserved.

Table 17-21: DCD Registers

Note: All undefined register bits are reserved.

Table 17-22: DCD Offsets and Values

Transceiver Reconfiguration Controller Channel and PLL Reconfiguration

You can use channel and PLL reconfiguration to dynamically reconfigure the channel and PLL settings in a transceiver PHY IP core.

Among the settings that you can change dynamically are the data rate and interface width. Refer to *Device Support for Dynamic Reconfiguration* for specific information about reconfiguration in Arria V, Cyclone V, and Stratix V devices.

The Transceiver Reconfiguration Controller's Streamer Module implements channel and PLL reconfigura‐ tion. Refer to the *Streamer Module Registers* for more information about this module.

Note: Channel and PLL reconfiguration are available for the Custom, Low Latency, Deterministic Latency PHY IP Cores, the Arria V Native PHY, the Arria V GZ Native PHY, the Cyclone V Native PHY, and the Stratix V Native PHY.

Channel Reconfiguration

If you turn on **Enable channel/PLL reconfiguration** in the Transceiver Reconfiguration Controller GUI, you can change the following channel settings:

- TX PMA settings
- RX PMA settings
- RX CDR input clock
- Reference clock inputs
- FPGA fabric transceiver width

When you select **Enable Channel Interface**, in the Custom, Low Latency, Deterministic Latency Transceiver PHY GUIs, the default width of the FPGA fabric to transceiver interface increases for both the **Standard** and **10G** datapaths as follows:

- Standard datapath—The TX interface is 44 bits. The RX interface is 64 bits.
- 10G datapath— TX only, RX only, and duplex channels are all 64 bits.

However, depending upon the FPGA fabric transceiver width specified, only a subset of the 64 bits may carry valid data. Specifically, in the wider bus, only the lower $\langle n \rangle$ bits are used, where $\langle n \rangle$ is equal to the width of the FPGA fabric width specified in the transceiver PHY IP core. The following table illustrates this point for the 10G datapath, showing three examples where the FPGA fabric interface width is less than 64 bits.

PLL Reconfiguration

If you turn on **Enable PLL reconfiguration support block** in the Transceiver Reconfiguration Controller GUI, you can change the following channel settings:

- TX PLL settings
- TX PLL selection

Note: When you specify multiple PLLs, you must use the QSF assignment,

XCVR_TX_PLL_RECONFIG_GROUP, to identify the PLLs within a reconfiguration group. The XCVR_TX_PLL_RECONFIG_GROUP assignment identifies PLLs that the Intel Quartus Prime Fitter can merge.

Transceiver Reconfiguration Controller Streamer Module Registers

The Streamer module defines the following two modes for channel and PLL reconfiguration:

- Mode 0—MIF. Uses a memory initialization file (.mif) to reconfigure settings.
- Mode 1—Direct Write. Uses a series of Avalon-MM writes on the reconfiguration management interface to change settings.

Note: All undefined register bits are reserved.

Table 17-24: Streamer Module Registers

Note: All undefined register bits are reserved.

Table 17-25: Streamer Module Internal MIF Register Offsets

Mode 0 Streaming a MIF for Reconfiguration

In mode 0, you can stream the contents of a MIF containing the reconfiguration data to the transceiver PHY IP core instance.

You specify this mode by writing a value of 2'b00 into bits 2 and 3 of the control and status register, as indicated in *Streamer Module Registers*. Mode 0 simplifies the reconfiguration process because all reconfi‐ guration data is stored in the MIF, which is streamed to the transceiver PHY IP in a single step.

The MIF can change PLL settings, reference clock inputs, or the TX PLL selection. After the MIF streaming update is complete, all transceiver PHY IP core settings reflect the value specified by the MIF. Refer to *Streamer-Based Reconfiguration* for an example of a MIF update.

Mode 1 Avalon-MM Direct Writes for Reconfiguration

This section describes mode 1 Avalon-MM direct writes for reconfiguration.

You specify this mode by writing a value of 2'b01 into bits 2 and 3 of the control and status register, as indicated in Streamer Module Registers. In this mode, you can write directly to transceiver PHY IP core registers to perform reconfiguration. Refer to "Direct Write Reconfiguration" for an example of an update using mode 1. In mode 1, you can selectively reconfigure portions of the transceiver PHY IP core. Unlike mode 0, mode 1 allows you to write only the data required for a reconfiguration.

MIF Generation

The MIF stores the configuration data for the transceiver PHY IP cores. The Intel Quartus Prime software automatically generates MIFs after each successful compilation.

MIFs are stored in the **reconfig_mif** folder of the project's working directory. This folder stores all MIFs associated with the compiled project for each transceiver PHY IP core instance in the design. The parameter settings of PHY IP core instance reflect the currently specified MIF. You can store the MIF in an on-chip ROM or any other type of memory. This memory must connect to the MIF reconfiguration management interface.

The following example shows file names for the **.mif** files for a design with two channels. This design example includes two transceiver PHY IP core instances running at different data rates. Both transceiver PHY IP core instances have two TX PLLs specified to support both 1 Gbps and 2.5 Gbps data rates. The Intel Quartus Prime software generates two TX PLL **.mif** files for each PLL. The difference between the **.mif** files is the PLL reference clock specified. To dynamically reconfigure the channel from the initially specified data rate to a new data rate, you can use the MIF streaming function to load the other **.mif**.

Note: When reconfiguration is limited to a few settings, you can create a partial **.mif** that only includes the settings that must be updated. Refer to Reduced MIF Creation for more information about creating a partial **.mif** file.

Example 17-4: Intel Quartus Prime Generated MIF Files

<project_dir>/**reconfig_mif/inst0_1g_channel.mif** <project_dir>/**reconfig_mif/inst0_1g_txpll0.mif** <project_dir>/**reconfig_mif/inst0_1g_txpll1.mif** <project_dir>/**reconfig_mif/inst0_2p5g_channel.mif** <project_dir>/**reconfig_mif/inst0_2p5g_txpll0.mif** <project_dir>/**reconfig_mif/inst0_2p5g_txpll1.mif**

Transceiver Reconfiguration Controller IP Core Overview Altera Corporation Altera Corporation

Creating MIFs for Designs that Include Bonded or GT Channels

You can generate MIF files for projects that include bonded or GT channels using the following procedure:

- **1.** Create separate 1-channel designs for each frequency TX PLL frequency that your actual design requires.
- **2.** Compile each design with the Intel Quartus Prime software.
- **3.** Save the MIF files that Intel Quartus Prime software generates.
- **4.** Use the MIF files that you have created from your 1-channel designs for reconfiguration in your design that includes bonded clocks.

The Intel Quartus Prime software automatically generates MIF for all designs that support POF generation with the following exceptions:

- Designs that use bonded channels so that the same TX PLL output drives several channels
- GT channels
- Non-bonded channels in a design that also includes bonded channels

MIF Format

The MIF file is organized into records where each record contains the information necessary to carry out the reconfiguration process.

There are two types of records: non-data records and data records. A MIF can contain a variable number of records, depending on the target transceiver channel. Both data records and non-data records are 16 bits long.

For both record types the high-order 5 bits represent the length field. A length field of 5'b0, indicates a non-data record which contains an opcode. A length field that is not zero indicates a data record.

For a non-data record, the opcode is represented by the lower 5-bits in the record.

Table 17-26: Opcodes for MIF Files

For data records, the low-order 11 bits provide a logical offset address. In this case, the length field indicates the number of data records that are written into the specified address. For example, if the length field is set to two, the next two records belong the data record and are written into the offset address.

All MIF files must contain the lines in the following table.

Table 17-27: Required Lines for All MIFs

Line Number	Description	Content Includes
	Specifies start of the reconfiguration MIF	Start of MIF opcode
	Specifies the type of MIF	Type of MIF opcode
∍	Specifies the reference clock	RefClk switch opcode
3	Specifies the PLL switch	CGB PLL switch opcode
Last	Specifies end of reconfiguration MIF	End of MIF Opcode

The following figure provides an example of a typical MIF format; entries 3, 7, and <n> are data records.

Figure 17-6: MIF File Format

xcvr_diffmifgen Utility

This section describes the xcvr_diffmifgen utility.

The xcvr_diffmifgen utility allows you to create a **.mif** file that includes the differences in settings between two configurations. For example, if you have two configurations, **inst0_1g_txpll0.mif** that sets a TX PLL0 bandwidth to 1 Gbps and **inst0_5g_txpll0.mif** that sets the TX PLL0 bandwidth to 5 Gbps, the xcvr_diffmifgen utility creates **to_inst0_1g_txpll0.mif** and **to_inst0_5g_txpll0.mif** that include the information necessary to change from 1 Gbps to 5 Gbps and from 5 Gbps to 1 Gbps. You can use these files to reduce reconfiguration and simulation times.

The xcvr_diffmifgen utility can operate on up to five MIF files. This utility only works on MIF files at the same revision level. If you try to compare MIF files that are not at the same revision level, xcvr_diffmifgen issues a warning.

Note: You can also use the *Reduced MIF Creation* to create reduced MIF files.

Example 17-5: xcvr_diffmifgen

xcvr_diffmifgen <options> <MIF file 1> <MIF file 2> <Mif file n> Arguments: -h: Displays help -noopt: The output file is not optimized

The format of the reduced MIF file is the same as for the original MIF files as described in MIF Format. The reduced MIF file, preserves the lines shown in the following table:

For each difference between the files compared, the reduced MIF file includes the following two records:

- **1.** A record indicating the length and address of the change.
- **2.** The changed data.

The following example shows part of two MIF files, MIF_A and MIF_B. Line 6, 16, and 20 are different.

Example 17-6: Two Partial MIF files

Transceiver Reconfiguration Controller IP Core Overview Altera Corporation Altera Corporation

The following example shows and the reduced MIF file, to_MIF_A created by the xcvr_diffmifgen utility:

Example 17-7: Reduced MIF File to_MIF_A

```
WIDTH=16;
DEF<sub>H=81</sub>ALDRESS_RADIX=UNS
DATA RADIX=BIN;
0: 0000000000000001; -- Start of MIF opgode - FAMILY - Stratix V
1: 00000000000000010; -- Type of MIF opcode
2: 00000000000000011; -- Ref.Clk switch cpc.cde
3: 00000000000000100; -- CGB PLL switch opcode
4: 00001000000000001; -- length and address corresponds to address 1 of the original file
5: 0000100011000000; -- data6: 00001000000010001; -- length and address corresponds to address 17 of the original file
7: 0000000000000001; -- data
8: 0000100000010100; -- length and address corresponds to address 20 of the original file
9: 0000111100010010; -- data
10:0000000000011111; -- End of MIF
```
Note: The xcvr_diffmif utility only works for Intel Quartus Prime post-fit simulation and hardware.

Reduced MIF Creation

The procedure described here is an alternative way to generate a reduced MIF file. You can also use the xcvr_diffmifgen Utility. Follow these steps to generate a reduced MIF:

- **1.** Determine the content differences between the original MIF and the reconfigured MIF. For this example, assume there are bit differences at offset 5 and offset 20. These offsets reside in the PMA-TX and PMA-RX sections of the MIF.
- **2.** Use a text editor to create a new reduced MIF file. In this example, we will call the reduced MIF **reduced_mif.mif**. Copy the WIDTH, DEPTH, ADDRESS_RADIX, DATA_RADIX and CONTENT BEGIN lines from the original MIF to **reduced_mif.mif**.
- **3.** Copy offsets 0-3 as described **Required Lines for All MIFs** from the original MIF to **reduced_mif.mif**. The reconfiguration MIF must always include these lines.
- **4.** Copy all offsets of the PMA-TX and PMA-RX sections from the reconfigured MIF to **reduced_mif.mif**.
- **5.** Copy the End of MIF opcode offset and END; from the original MIF to **reduced_mif.mif**.
- **6.** Renumber **reduced_mif.mif** sequentially and update the DEPTH variable with the new value. The new value equals the number offsets in **reduced_mif.mif**.

You can now use **reduced_mif.mif** to reconfigure the transceiver.

You can create a reduced MIF from the following two MIFs:

- Original MIF—contains the transceiver settings that were specified during the initial compilation
- Reconfigured MIF—contains the new transceiver settings. You generate the reconfigured MIF by modifying the original transceiver settings. For example, if the original compilation specifies a clock divider value of 1 and the reconfigured compilation specifies a clock divider value of 2, the MIF files reflect that change. The reduced MIF contains only the changed content. In this example, the difference between the two MIFs would be the clock divider value.

Changing Transceiver Settings Using Register-Based Reconfiguration

This section describes changing the transceiver settings.

In register-based mode, you use a sequence of Avalon-MM writes and reads to update individual transceiver settings. The following section describes how to perform a register-based reconfiguration read and write.

Register-Based Write

Complete the following steps, using a state machine as an example, to perform a register-based write:

- **1.** Read the control and status register busy bit (bit 8) until it is clear.
- **2.** Write the logical channel number of the channel to be updated to the logical channel number register.
- **3.** Write the <*feature*> offset address.
- **4.** Write the appropriate data value to the data register.
- **5.** Write the control and status register write bit to 1'b1.
- **6.** Read the control and status register busy bit. Continue to read the busy bit while its value is one.
- **7.** When busy = 0, the Transceiver Reconfiguration Controller has updated the logical channel specified in Step 2 with the data specified in Step 3.

Example 17-8: Register-Based Write of Logical Channel 0 V_{OD} Setting

System Console is used for the following settings:

#Setting logical channel 0 write_32 0x8 0x0 #Setting offset to VOD write_32 0xB 0x0 #Setting data register to 40 write_32 0xC 0x28 #Writing all data write_32 0xA 0x1

Register-Based Read

Complete the following steps, using a state machine as an example, for a read:

- **1.** Read the control and status register busy bit (bit 8) until it is clear.
- **2.** Write the logical channel number of the channel to be read to the logical channel number register.
- **3.** Write the <*feature*> offset address.
- **4.** Write the control and status register read bit to 1'b1.
- **5.** Read the control and status register busy bit. Continue to read the busy until the value is zero.
- **6.** Read the data register to get the data.

Example 17-9: Register-Based Read of Logical Channel 2 Pre-Emphasis Pretap Setting

System Console is used for the following settings:

```
#Setting logical channel 2
write_32 0x8 0x2
#Setting offset to pre-emphasis pretap
write_32 0xB 0x1
#Writing the logical channel and offset for pre-emphasis pretap
write_32 0xA 0x2
#Reading data register for the pre-emphasis pretap value
read_32 0xC
```
Changing Transceiver Settings Using Streamer-Based Reconfiguration

The Streamer's registers allow you to change to the PCS datapath settings, clock settings, PRBS settings, and PLL parameters by reading the new settings from an on- or off-chip ROM.

Streamer Module Registers lists the Streamer's memory-mapped registers that you can access using Avalon-MM read and write commands on reconfiguration management interface.

The following sections show how to change transceiver settings using Streamer modes 0 and 1.

Direct Write Reconfiguration

Follow these steps to reconfigure a transceiver setting using a series of Avalon-MM direct writes.

- **1.** Write the logical channel number to the Streamer logical channel register.
- **2.** Write Direct Mode, 2'b01, to the Streamer control and status register mode bits.
- **3.** Write the offset address to the Streamer offset register.
- **4.** Write the offset data to the Streamer data register.
- **5.** Write the Streamer control and status register write bit to 1'b1 to initiate a write of all the data set in the previous steps.
- **6.** Repeat steps 3 through 5 if the offset data length is greater than 1. Increment the offset value by 1 for each additional data record.
- **7.** Read the control and status register busy bit. When the busy bit is deasserted, the operation has completed.

In Steps 3 and 4, you must specify an offset value and offset data. You can determine the values of the offset address and offset data by examining the data records specified in either the channel or PLL MIFs.

Figure 17-7: Sample MIF

For the sample data record, the length field specifies three data records. The offset value is 0, as indicated by bits 10–0. The offset data are the three subsequent entries. The following example performs a direct write in Streamer mode 1. This example writes the sample MIF into the Streamer module which writes this data to logical channel 0.

Example 17-10: Streamer Mode 1 Reconfiguration

#Setting logical channel 0 write_32 0x38 0x0 #Read the busy bit to determine when the operation completes read_32 0x3a #Setting Streamer to mode to 1 write_32 0x3A 4'b0100 #Read the busy bit to determine when the operation completes read_32 0x3a #Setting Streamer offset register to the offset address #In the example record, the first offset address is 0x0 write_32 0x3B 0x0 #Read the busy bit to determine when the operation completes read_32 0x3a #Setting data register with the first data record write_32 0x3C 16'b0010100000100000 #Read the busy bit to determine when the operation completes read_32 0x3a #Writing first data to the Streamer write_32 0x3A 0x5 #Read the busy bit to determine when the operation completes read_32 0x3a #Incrementing Streamer offset register offset address write_32 0x3B 0x1 #Read the busy bit to determine when the operation completes read_32 0x3a #Setting data register with the second data record write_32 0x3C 16'b0010001110110000 #Read the busy bit to determine when the operation completes read_32 0x3a #Writing second data to the Streamer write_32 0x3A 0x5 #Read the busy bit to determine when the operation completes read_32 0x3a #Incrementing Streamer offset register offset address write_32 0x3B 0x2 #Read the busy bit to determine when the operation completes read_32 0x3a #Setting data register with the third data record write_32 0x3C 16'b1000000111010100 #Read the busy bit to determine when the operation completes

Transceiver Reconfiguration Controller IP Core Overview Altera Corporation Altera Corporation


```
read_32 0x3a
#Writing third data record to the Streamer
write_32 0x3A 0x5
#Read the busy bit to determine when the operation completes
read_32 0x3a
#Read the busy bit to determine when the operation completes
read_32 0x3a
```
Streamer-Based Reconfiguration

Follow these steps to reconfigure a transceiver setting by streaming the contents of a MIF file through the Streamer Module.

- **1.** Write the logical channel number to the Streamer logical channel register.
- **2.** Write MIF mode, 2'b00, to the Streamer control and status register mode bits.
- **3.** Write the MIF base address, 0x0, to the Streamer offset register.
- **4.** Write the base address of the MIF file to the Streamer data register.
- **5.** Write the Streamer control and status register write bit to 1'b1 to initiate a write of all the data set in the previous steps.
- **6.** Write to the Streamer offset register with the value to start a MIF stream, 0x1.
- **7.** Write the Streamer internal data register with the value 0x3 to setup the streaming of the MIF.
- **8.** Write to the Streamer control and status register to 1'b1, to initiate the streaming operation.
- **9.** Read the control and status register busy bit. When the busy bit is deasserted, the MIF streaming operation has completed.

The following example illustrates the reconfiguration of logical channel 0 using a MIF with a base address of 0x100.

Example 17-11: Reconfiguration of Logical Channel 0 Using a MIF

#Setting logical channel 0 write_32 0x38 0x0 #Setting Streamer mode to 0 write_32 0x3A 0x0 #Setting Streamer offset register to the MIF base address (0x0) write_32 0x3B 0x0 #Setting data register with the MIF base address write_32 0x3C 0x100 #Writing all data to the Streamer write_32 0x3A 0x1 #Setting Streamer Module offset for Start MIF stream write_32 0x3B 0x1 #Setting data register with 0x3 to setup for streaming write_32 0x3C 0x3 #Writing all data to the Streamer to start streaming the MIF write_32 0x3A 0x1 #Read the busy bit to determine when the write has completed read_32 0x3A

Pattern Generators for the Stratix V and Arria V GZ Native PHYs

Both the Standard and 10G PCS contain dedicated pattern generators that you can use for verification or diagnostics. The pattern generator blocks support the following patterns:

- Pseudo-random binary sequence (PRBS)
- Pseudo-random pattern
- Square wave

You enable and disable the pattern generator using the Streamer module.

Enabling the Standard PCS PRBS Verifier Using Streamer-Based Reconfiguration

Complete the following reads and writes to the Streamer module to enable the PRBS verifier in the Standard PCS:

- **1.** Read the Streamer Module control and status register busy bit (7'h3A, bit[8]) until it is clear.
- **2.** Write the Streamer Module logical channel number to the Streamer logical channel number register at address 0x38.
- **3.** Set the Streamer Module control and status register Mode bits (7'h3A, bits[3:2]) to 1.
- **4.** Determine the PRBS pattern from the table above and note the corresponding word aligner size and word aligner pattern. The word aligner size and word aligner pattern are used in the next two steps. For example, using a 16-bit PCS/PMA width and a PRBS-23 pattern the corresponding word aligner size is 3'b101 and word aligner pattern is 0x00007FFFFF.
- **5.** Perform a read-modify-write to the Word Aligner Size field (offset 0xA1, bits[10:8]) to change the word aligner size.
- **6.** Because the word aligner pattern is specified in three separate register fields, to change the word aligner pattern, you must perform read-modify-writes to the following three register fields:
	- **a.** Word Aligner Pattern, bits [39:32] (offset 0xA1, bits [7:0])
	- **b.** Word Aligner Pattern, bits [31:16] (offset 0xA2, bits [15:0])
	- **c.** Word Aligner Pattern, bits [15:0] (offset 0xA2, bits [15:0])
- **7.** To enable the PRBS verifier, perform the following three read-modify-write operations to set the values of these bits to 0:
	- **a.** Sync badcg, (offset 0xA1, bits[15:14])
	- **b.** Enable Comma Detect, (offset 0xA1, bit[13])
	- **c.** Enable Polarity, (offset, 0xA1, bit[11])
- **8.** Now, you must set the proper value for the Sync State Machine Disable bit.
	- If your PCS/PMA interface width is 8 or 10 bits, perform a read-modify-write with a value of 1'b1 to Sync State Machine Disable (offset 0xA4, bit[15]).
	- If your PCS/PMA interface width is 16 or 20 bits, perform a read-modify-write with a value of 1'b0 to Sync State Machine Disable (offset 0xA4, bit[15]).
- **9.** To complete the necessary programming,
	- **a.** Perform read-modify-writes to set the following bits to 0:

17-48 Enabling the Standard PCS PRBS Generator Using Streamer-Based Reconfiguration

- Auto Byte Align Disable (offset 0xA6, bit[5])
- DW Sync State Machine Enable (offset 0xB8, bit[13])
- Deterministic Latency State Machine Enable (offset 0xB9, bit[11])
- Clock Power Down RX (offset 0xBA, bit[11])
- **b.** Perform read-modify-writes to set the following bits to 1:
	- PRBS RX Enable (offset $0xA0$, $bit[5]$)

10.Assert the channel reset.

Enabling the Standard PCS PRBS Generator Using Streamer-Based Reconfiguration

Complete the following reads and writes to the Streamer module to enable the PRBS generator in the Standard PCS:

- **1.** Read the Streamer Module control and status register busy bit (7'h3A, bit[8]) until it is clear.
- **2.** Write the Streamer Module logical channel number to the Streamer logical channel number register at address 0x38.
- **3.** Set the Streamer Module control and status register Mode bits (7'h3A, bits[3:2]) to 1.
- **4.** Determine the PRBS pattern from *Word Aligner Size and Word Aligner Pattern* table in **Standard PCS** Pattern Generators on page 13-25 and note the corresponding PRBS Pattern Select encoding. For example, using a 16-bit PCS-PMA width and a PRBS-23 pattern, the corresponding PRBS select value is 3'b001.
- **5.** Determine the PRBS pattern from the and note the cooresponding PRBS Pattern Select encoding. For example, using a 16-bit PCS-PMA width and a PRBS-23 pattern, the corresponding PRBS select value is 3'b001.
- **6.** To complete the necessary programming, perform read-modify-writes to specify the PRBS TX Enable and at the following addresses:
	- **a.** PRBS TX Enable, (0x97, bit[9])
	- **b.** PRBS Pattern Select, (0x97, bit[8:6])
- **7.** Assert the channel reset to begin testing on the new PRBS pattern.

Enabling the 10G PCS PRBS Generator or Verifier Using Streamer-Based Reconfiguration

Complete the following reads and writes to the Streamer module of the Transceiver Reconfiguration Controller to enable one of the three pattern generators in the 10G PCS.

- **1.** Read the Streamer Module control and status register busy bit (7'h3A, bit[8]) until it is clear.
- **2.** Write the Streamer Module logical channel number to the Streamer logical channel number register at address 0x38.
- **3.** Set the Streamer Module control and status register Mode bits (7'h3A, bits[3:2]) to Mode 1.
- **4.** Write the pattern type (0x135 for the PRBS pattern generator or 0x15E for the PRBS pattern verifier) to the Streamer Module streamer offset register at address 0x3B.
- **5.** Write the Streamer Module control and status register (0x3A) with a value of 0x6 to initiate a read.
- **6.** Read the Streamer Module data register at address 0x3C.
- **7.** Perform a read-modify-write to the generator or verifier bits using the value read in step 6 to retain values for the bits that should not change.

For example, to select the PRBS31 generator and to enable the PRBS generator, perform a read-modifywrite using the value 16'b0000-0-0-0-11-00 read from address 0x3C. In this 16-bit value, the hyphens represent bits that should not be modified.

- **8.** Write the new value from step 7 to the Streamer data register at address 0x3C
- **9.** Write the Streamer control and status register (7'h3A) with a value of 0x5.

10.Repeat steps 3-9 to the TX PRBS Clock Enable (0x137) for RX PRBS Clock Enable (0x164).

11.Assert the channel resets.

Note: You can only enable one of the three pattern generators at a time.

Example 17-12: Enable the PRBS 31 Generator

//PRBS31 Pattern Generator selection and setup read_32 0x3A //Read the control and status register busy //bit[8] until it is clear write_32 $0x38 0x0$ //write the logical channel to $0x38$
write_32 $0x3A 0x4$ //set the MIF mode 1 to address $0x3$. $1/$ set the MIF mode 1 to address $0x3A$ write_32 0x3B 0x135 //write the pattern type offset write_32 0x3A 0x6 //write the control and status register //with a value of 0x6 to address 0x3A to initiate a read //read_32 0x3C Read the value at address 0x3C RMW {16'b0000-0-0-0-11-00, {Read_32 0x3C}} //Perform a // read-modify-write with the generator or bits and the // value read from above write_32 0x3C 0x<result from above > //Write the new value from //above to the dataregister at address 0x3C write_32 0x3A0x5 //Write the control and status register //with a value of 0x5 to address 0x3A //Generator clock setup read_32 0x3A //Read the control and status register busy $//bit[8]$ until it is clear
write_32 0x38 0x0 //write lo //write logical channel to 0x38 write_32 0x3A 0x4 //set the MIF mode 1 to address 0x3A write_32 0x3B 0x137 //write the clock write_32 0x3A 0x6 //write the control and status register //with a value of 0x6 to address 0x3A to initiate a read read 32 0x3C //Read the value at address 0x3C //Read the value at address 0x3C RMW {3'b10-,{read_32 0x3C}} //Perform a read-modify-write //with the generator or bits and the value read from above write_32 0x3C 0x<result from above > //Write the new value //from above to the data register at address 0x3C write_32 0x3A 0x5 //Write the control and status register //with a value of 0x5 to address 0x3A

//Assert the channel resets

Enable the Square Wave Generator

```
//Enable the square wave generator with 5 consecutive 1s and 0s
//Generator selection and setup
read_32 0x3A //Read the control and status register 
     //busy bit[8] until it is clear
write_32 0x38 0x0 //write logical channel to 0x38
write_32 0x3A 0x4 //set the MIF mode 1 to address 0x3A write 32 0x3B 0x135 //write the pattern type offset
write_32 0x3B 0x135 //write the pattern type offset<br>write_32 0x3A 0x6 //write the control and status reg.
                          //write the control and status register
    //with a value of 0x6 to address 0x3A to initiate a read
read_32 0x3C //Read the value at address 0x3C
RMW {16'b0101-0-0-0-00-10, {read_32 0x3C}} //Perform a
    //read-modify-write with the generator or bits 
    //and the value read from above
write_32 0x3C 0x<result from above > //Write the new value from
    //above to the data register at address 0x3C
write_32 0x3A 0x5 //Write the control and status register
```

```
Transceiver Reconfiguration Controller IP Core Overview <b>Altera Controller IP Core Overview Altera Corporation
```


17-50 Enabling the 10G PCS PRBS Generator or Verifier Using Streamer-Based Reconfiguration

 $\sqrt{7}$ with a value of 0x5 to address 0x3A

//Generator clock setup read_32 0x3A //Read the control and status register //busy bit[8] until it is clear
write 32.0×38 0x0 //write log write_32 0x38 0x0 //write logical channel to 0x38 write_32 0x3A 0x4 //set the MIF mode 1 to address 0x3A
write_32 0x3B 0x137 //write the pattern type offset $0x137$ //write the pattern type offset write 32 0x3A 0x6 //write the control and status register with // a value of 0x6 to address 0x3A to initiate a read read 32 0x3C //Read the value at address 0x3C //Read the value at address 0x3C RMW {3'b01-, {read_32 0x3C}} //Perform a read-modified-write //with the generator or bits and the value read from above write_32 0x3C 0x<result from above > //Write the new value //from above to the data register at address 0x3C write_32 0x3A 0x5 //Write the control and status register //with a value of 0x5 to address 0x3A

//Assert the channel resets

Enable the Pseudo-Random Generator

//Enable the pseudo-random pattern generator //Seed A is set to 0x5. Use 2 local faults read_32 0x3A //Read the control and status register busy // bit[8] until it is clear write_32 0x38 0x0 //write logical channel to 0x38 write_32 0x3A 0x4 //set the MIF mode 1 to address 0x3A write_32 0x3B 0x12D //write the pattern type offset write_32 0x3C 0x5 //Write the new value from above //to the data register at address 0x3C write_32 0x3A 0x5 //Write the control and status register //with a value of 0x5 to address 0x3A //Generator selection and setup
read 32 0x3A //Read the //Read the control and status register //busy bit[8] until it is clear write_32 $0x38 0x0$ //write logical channel to $0x38$
write_32 $0x3A 0x4$ //set the MIF mode 1 to address $//set$ the MIF mode 1 to address $0x3A$ write_32 0x3B 0x135 //write the pattern type offset write_32 0x3A 0x6//write the control and status register //with a value of 0x6 to address 0x3A to initiate a read read_32 0x3C //Read the value at address 0x3C RMW {3'b1-01, {read_32 0x3C}} //Perform a read-modify-write //with the generator or bits and the value read from above write_32 0x3C 0x<result from above > //Write the new value

 //from above to the data register at address 0x3C write_32 0x3A 0x5 //Write the control and status register with //a value of 0x5 to address 0x3A

//Assert the channel resets

Disabling the Standard PCS PRBS Generator and Verifier Using Streamer-Based Reconfiguration

To disable the PRBS generator or verifier, restore the original values of all registers written to enable the PRBS generator or verifier. Restoring the original values requires you to save them while performing the read-modify-write operations.

Understanding Logical Channel Numbering

This discussion of channel numbering, uses the following definitions:

- Reconfiguration interface—A bundle of signals that connect the Transceiver Reconfiguration Controller to a transceiver PHY data channel or TX PLL.
- Logical channels—An abstract representation of a channel or TX PLL that does not include physical location information.
- Bonded channel—A channel that shares a clock source with at least one other channel.
- Physical channel—The physical channel associated with a logical channel.

The following figure illustrates the connections between the Transceiver Reconfiguration Controller and a transceiver bank after running the Intel Quartus Prime Fitter.

Figure 17-8: Post-Fit Connectivity

The transceiver PHY IP cores create a separate reconfiguration interface for each channel and each TX PLL. Each transceiver PHY IP core reports the number of reconfiguration interfaces it requires in the message pane of its GUI. You must take note of this number so that you can enter it as a parameter in the Transceiver Reconfiguration Controller.

The following figure shows the Low Latency PHY IP ore GUI specifying 32 channels. The message pane indicates that reconfiguration interfaces 0–31 are for the transceiver channels and reconfiguration interfaces 32–63 are for the TX PLLs.

Figure 17-9: Low Latency Transceiver PHY Example

Note: After Intel Quartus Prime compilation, many of the interfaces are merged.

The following figure illustrates the GUI for the Transceiver Reconfiguration Controller. To connect the Low Latency PHY IP Core instance to the Transceiver Reconfiguration Controller, you would enter 64 for **Number of reconfiguration interfaces**. You would not need to enter any values for the **Optional interface grouping** parameter because all of the interfaces belong to the same transceiver PHY IP core instance.

Figure 17-10: Transceiver Reconfiguration Controller Interface Bundles

The following figure shows a design with two transceiver PHY IP core instances, each with four channels. For this design you would enter 16 for the **Number of reconfiguration interfaces** and 8, 8 for the **Optional interface grouping** parameter.

Depending upon the transceiver PHY IP core and the parameters specified, the number of reconfiguration interfaces varies. For a single-channel, RX-only transceiver instance, there is a single reconfiguration interface. One reconfiguration interface is created for a single-channel Low Latency PHY setup as a RX only channel. Two reconfiguration interfaces are created for a single-channel Custom PHY setup as a duplex channel. The reconfiguration interfaces do not appear as separate buses, but as a single bus of concatenated reconfiguration interfaces, that grows linearly with the number of reconfiguration interfaces.

Although you must create a separate logical reconfiguration interface for each PHY IP core instance, when the Intel Quartus Prime software compiles your design, it reduces original number of logical interfaces by merging them. Allowing the Intel Quartus Prime software to merge reconfiguration interfaces gives the Fitter more flexibility in placing transceiver channels. However, the logical channel number remains the same.

Note: You cannot use SignalTap[™] to observe the reconfiguration interfaces.

You do not have to assign numbers to the reconfiguration interfaces. The logical interface numbering is determined by the order of the interfaces in the connection between the transceiver PHY IP and the Transceiver Reconfiguration Controller.

Transceiver Reconfiguration Controller IP Core Overview Altera Corporation Altera Corporation

Two PHY IP Core Instances Each with Four Bonded Channels

This section describes logical channel numbering for two transceiver PHY instances, each with four bonded channels, connected to a Transceiver Reconfiguration Controller.

When two transceiver PHY instances, each with four bonded channels, are connected to a Transceiver Reconfiguration Controller, the reconfiguration buses of the two instances are concatenated. The following figure and table show the order and numbering of reconfiguration interfaces. The Intel Quartus Prime software assigns the data channels logical channel numbers 0 to 3 for each transceiver PHY instance. The Intel Quartus Prime software assigns the TX PLLs logical channel numbers 4 to 7 for each transceiver PHY instance. During Intel Quartus Prime place and route, the Fitter maps the four logical TX PLLs in each transceiver PHY instance to a single physical TX PLL.

Figure 17-11: Interface Ordering with Multiple Transceiver PHY Instances

Table 17-29: Channel Ordering for Concatenated Transceiver Instances

Altera Corporation Transceiver Reconfiguration Controller IP Core Overview

One PHY IP Core Instance with Eight Bonded Channels

This section describes logical channel numbering for one transceiver instance with eight bonded channels.

This example requires the Intel Quartus Prime Fitter to place channels in two, contiguous transceiver banks. To preserve flexibility for the Fitter, each channel and TX PLL is numbered separately. During place and route, the Fitter maps the eight logical TX PLLs to a single physical TX PLL.

The following table illustrates the logical channel numbering. In this table, logical address 0 accesses data channel 0 and logical address 8 accesses the TX PLL for data channel 0; logical address 1 accesses data channel 1 and logical address 9 accesses the TX PLL for data channel 1, and so on. In simulation, to reconfigure the TX PLL for channel 0, specify logical address 8 in the Streamer module's logical channel number. The Streamer module maps the logical channel to the physical channel which would be the same value for all eight channels.

Table 17-30: Initial Number of Eight Bonded Channels

Transceiver Reconfiguration Controller IP Core Overview Altera Controller IP Core Overview Altera Corporation

17-56 Two PHY IP Core Instances Each with Non-Bonded Channels

Note: Because all of the channels in a transceiver bank share a PLL, this original numbering allows the Fitter to select the optimal CMU PLL from a placement perspective by considering all of the TX PLLs in the bank.

The following table shows the channel numbers for post-Fitter and hardware simulations. At this point, you should have assigned channels to pins of the device.

Two PHY IP Core Instances Each with Non-Bonded Channels

This section describes two instances with non-bonded channels.

For each transceiver PHY IP core instance, the Intel Quartus Prime software assigns the data channels sequentially beginning at logical address 0 and assigns the TX PLLs the subsequent logical addresses.

The following table illustrates the logical channel numbering for two transceiver PHY IP cores, one with 4 channels and one with 2 channels.

Table 17-32: Initial Number of Eight Bonded Channels

Transceiver Reconfiguration Controller to PHY IP Connectivity

This section describes connecting a Transceiver Reconfiguration Controller to the transceiver channels and PLLs in your design.

You can connect a single Transceiver Reconfiguration Controller to all of the transceiver channels and PLLs in your design. You can also use multiple Transceiver Reconfiguration Controllers to facilitate placement and routing of the FPGA. However, the three, upper or lower contiguous channels in a transceiver bank must be connected to the same reconfiguration controller.

The following figure illustrates connections between the Transceiver Reconfiguration Controller and transceiver channels after Intel Quartus Prime compilation.

Figure 17-12: Correct Connections

The following figure illustrates incorrect connections between two Transceiver Reconfiguration Control‐ lers and six transceiver channels. Two Transceiver Reconfiguration Controllers cannot access a single reconfiguration interface because there is no arbitration logic to prevent concurrent access. The configuration shown results in a Intel Quartus Prime compilation error.

Figure 17-13: Incorrect Connections

Merging TX PLLs In Multiple Transceiver PHY Instances

This section describes merging instances of the transceiver PHY.

The Intel Quartus Prime Fitter can merge the TX PLLs for multiple transceiver PHY IP cores under the following conditions:

- The PLLs connect to the same reset pin.
- The PLLs connect to the same reference clock.
- The PLLs connect to the same Transceiver Reconfiguration Controller.

The following figure illustrates a design where the CMU PLL in channel 1 provides the clock to three Custom PHY channels and two 10GBASE-R PHY channels.

Figure 17-14: PLL Shared by Multiple Transceiver PHY IP Cores in a Single Transceiver Bank

Sharing Reconfiguration Interface for Multi-Channel Transceiver Designs

Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the number of reconfiguration interfaces by merging reconfiguration interfaces. The synthesized design typically includes a reconfiguration interface for at least three channels because three channels share an Avalon-MM slave interface which connects to the Transceiver Reconfiguration Controller IP Core. Conversely, you cannot connect the three channels that share an Avalon-MM interface to different Transceiver Reconfiguration Controller IP Cores. Doing so causes a Fitter error.

Loopback Modes

The PMA analog registers allow you to enable pre- and post-CDR serial loopback modes.

You can enable the pre- and post-CDR reverse serial loopback modes by writing the appropriate bits of the Transceiver Reconfiguration Controller pma_offset register described in *PMA Analog Registers*. In pre-CDR mode, data received through the RX input buffer is looped back to the TX output buffer. In post-

CDR mode, received data passes through the RX CDR and then loops back to the TX output buffer. The RX data is also available to the FPGA fabric. In the TX channel, only the TX buffer is active.

Figure 17-15: Pre- and Post-CDR Reverse Serial Loopback Paths

In this figure, grayed-out blocks are not active in these modes. The number (2) shows the post-CDR loopback path and the number (3) shows pre-CDR reverse serial loopback path.

In addition to the pre-CDR and post-CDR loopback modes available in the Transceiver Reconfiguration Controller register map, all the of PHYs, with the exception of PCI Express, support serial loopback mode. You enable this mode by writing the phy_serial_loopback register (0x061) using the Avalon-MM PHY management interface except for the Native PHY IP. In Native PHY IP, you can enable the serial loopback mode by driving rx_seriallpbken input port to 1'b1. Also, PCI Express supports reverse parallel loopback mode as required by the *PCI Express Base Specification*.

The following figure shows the datapath for serial loopback. The data from the FPGA fabric passes through the TX channel and is looped back to the RX channel, bypassing the RX buffer. The received data is available to the FPGA fabric for verification. Using the serial loopback option, you can check the operation of all enabled PCS and PMA functional blocks in the TX and RX channels. When serial loopback is enabled, the TX channel sends the data to both the tx_serial_data output port and the RX channel.

Figure 17-16: Serial Loopback

Related Information [PCI Express Base Specification](http://www.pcisig.com)

Transceiver Reconfiguration Controller IP Core Overview Altera Controller IP Core Overview Altera Corporation

Transceiver PHY Reset Controller IP Core

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Transceiver%20PHY%20Reset%20Controller%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

2020.06.02

The Transceiver PHY Reset Controller IP Core is a highly configurable core that you can use to reset transceivers in Arria V, Arria V GZ, Cyclone V, or Stratix V devices. This reset controller is an alternate controller that you can use instead of the embedded reset controller for the Custom, Low Latency, and Deterministic Latency PHY IP cores. And, you can use it to reset the Stratix V, Arria V, Arria V GZ, and Cyclone V Native Transceiver PHYs which do not include imbedded reset controllers. You can use it to specify a custom reset sequence. You can also modify the clear text Verilog HDL file provided to implement custom reset logic. The Reset Controller handles all reset sequencing of the transceiver to enable successful operation. It provides the functionality of the embedded reset controller and the following additional options:

- Separate or shared reset controls per channel
- Separate controls for the TX and RX channels and PLLs
- Synchronization of the reset inputs
- Hysteresis for PLL locked status inputs
- Configurable reset timings
- Automatic or manual reset recovery mode

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

Figure 18-1: Typical System Diagram for the Transceiver PHY Reset Controller IP Core

This figure illustrates the typical use of Transceiver PHY Reset Controller in a design that includes a transceiver PHY instance and the Transceiver Reconfiguration Controller IP Core. You can use the phy_mgmt_clk and phy_mgmt_clk_reset as the clock and reset to the user-controller reset logic.

(20)

As figure illustrates, the Transceiver PHY Reset Controller connects to a Transceiver PHY. The Transceiver PHY Reset Controller IP Core drives TX and RX resets to the Transceiver PHY and receives status from the Transceiver PHY. Depending on the components in the design, the calibration busy signal may be an output of the Transceiver PHY or the Transceiver Reconfiguration Controller. The following transceiver PHY IP support the removal of the embedded reset controller:

- Custom Transceiver PHY IP Core
- Low Latency PHY IP Core
- Deterministic Latency PHY IP Core
- Arria V and Stratix V Native PHY IP Cores

These transceiver PHYs drive the TX and RX calibration busy signals to the Transceiver PHY Reset Controller IP Core.

Altera Corporation Transceiver PHY Reset Controller IP Core

⁽²⁰⁾ You can use the phy_mgmt_clk and phy_mgmt_clk_reset as the clock and reset to the user-controller reset logic.

Related Information

- **[Transceiver Reset Control in Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_53003.pdf)**
- **[Transceiver Reset Control in Cyclone V Devices](http://www.altera.com/literature/hb/cyclone-v/cv_53003.pdf)**
- **[Transceiver Reset Control in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52004.pdf)**

Device Family Support for Transceiver PHY Reset Controller

This section describes the transceiver PHY reset controller IP core device family support.

IP cores provide either final or preliminary support for target Altera device families. These terms have the following definitions:

- Final support—Verified with final timing models for this device.
- Preliminary support—Verified with preliminary timing models for this device.

Table 18-1: Device Family Support

This table lists the level of support offered by the Transceiver PHY Reset Controller IP core for Altera device families.

Performance and Resource Utilization for Transceiver PHY Reset Controller

This section describes the performance and resource utilization for the transceiver PHY reset controller.

Table 18-2: Reset Controller Resource Utilization—Stratix V Devices

This table lists the typical expected device resource utilization, rounded to the nearest 50, for two configurations using the current version of the Intel Quartus Prime software targeting a Stratix V GX device. The numbers are rounded to the nearest 50.

Parameterizing the Transceiver PHY Reset Controller IP

This section lists steps to configure the Transceiver PHY Reset Controller IP Core in the IP Catalog. You can customize the following Transceiver PHY Reset Controller parameters for different modes of operation by clicking **Tools** > **IP Catalog**.

To parameterize and instantiate the Transceiver PHY Reset Controller IP core:

- **1.** For **Device Family**, select your target device from the list.
- **2.** Click **Installed IP** > **Library** > **Interface Protocols** > **Transceiver PHY** > **Transceiver PHY Reset Controller**.
- **3.** Select the options required for your design. For a description of these options, refer to the **Transceiver PHY Reset Controller Parameters**.
- **4.** Click **Finish**. The wizard generates files representing your parameterized IP variation for synthesis and simulation.

Transceiver PHY Reset Controller Parameters

The Intel Quartus Prime software provides a GUI to define and instantiate a Transceiver PHY Reset Controller to reset transceiver PHY and external PLL.

Table 18-3: General Options

TX PLL

Altera Corporation Transceiver PHY Reset Controller IP Core

Transceiver PHY Reset Controller Interfaces

This section describes the top-level signals for the Transceiver PHY Reset Controller IP core.

The following figure illustrates the top-level signals of the Transceiver PHY Reset Controller IP core. Many of the signals in the figure become buses if you choose separate reset controls. The variables in the figure represent the following parameters:

- *<n>*—The number of lanes
- *<p>*—The number of PLLs

Figure 18-2: Transceiver PHY Reset Controller IP Core Top-Level Signals

Generating the IP core creates signals and ports based on your parameter settings.

pll_select signal width when a single TX reset sequence is used for all channels.

Note: PLL control is available when you enable the **Expose Port** parameter.

Table 18-4: Top-Level Signals

This table describes the signals in the above figure in the order that they are shown in the figure.

Altera Corporation Transceiver PHY Reset Controller IP Core

Usage Examples for pll_select

- If a single channel can switch between three TX PLLs, the $p11$ select signal indicates which one of the selected three TX PLL's pll_locked signal is used to communicate the PLL lock status to the TX reset sequence. In this case, to select the 3-bits wide $p11$ locked port, the $p11$ select port is 2-bits wide.
- If three channels are instantiated with three TX PLLs and with a separate TX reset sequence per channel, the $p11$ select field is 6-bits wide (2-bits per channel). In this case, $p11$ select $[1:0]$ represents channel 0 , $p11$ _select[3:2] represents channel 1, and $p11$ _select[5:4] represents channel 2. For each channel, a separate $p11$ locked signal indicates the PLL lock status.
- If three channels are instantiated with three TX PLLs and with a single TX reset sequence for all three channels, then $p11$ select field is 2-bits wide. In this case, the same $p11$ ocked signal indicates the PLL lock status for all three channels.
- If one channel is instantiated with one TX PLL, pll_select field is 1-bit wide. Connect pll_select to logic 0.
- If three channels are instantiated with only one TX PLL and with a separate TX reset sequence per channel, the $p11$ select field is 3-bits wide. In this case, $p11$ select should be set to 0 since there is only one TX PLL available.

Timing Constraints for Bonded PCS and PMA Channels

For designs that use TX PMA and PCS Bonding, the digital reset signal (tx_digitalreset) to all TX channels within a bonded group must meet a maximum skew tolerance imposed by physical routing. This skew tolerance is one-half the TX parallel clock cycle $(t_{x_c}$ t $_{\text{cut}})$. This requirement is not necessary for TX **PMA Bonding** or for RX PCS channels.

Note: If the design is not able to meet the maximum skew tolerance requirement with a positive margin, Intel recommends reassigning the channels locations that are not adjacent to the PCIe Hard IP block.

You must provide a Synopsys Design Constraint (SDC) for the reset signals to guarantee that your design meets timing requirements. The Quartus Prime software generates an .sdc file when you generate the Transceiver Native PHY IP core.

This .sdc contains basic false paths for most asynchronous signals, including resets. In the case of bonded designs, this file contains examples for maximum skew on bonded designs. This .sdc file contains an example false_path and an example max_skew constraint for the tx_digitalreset signals.

All modified IP constraints from a generated .sdc file must be moved to the project's main .sdc file, because changes are lost if the IP is regenerated.

This skew is present whether you tie all $tx_digital$ resets together, or you control them separately. If your design includes the Transceiver PHY Reset Controller IP core, you can substitute your instance and interface names for the generic names shown in the example.

Example 18-1: SDC Constraint for TX Digital Reset When Bonded Clocks Are Used

set_max_skew -from *<IP_INSTANCE_NAME> *tx_digitalreset*r_reset -to *pld_pcs_interface* <1/2 coreclk period in ps>

In the above example, you must make the following substitutions:

- *<IP_INSTANCE_NAME>*—substitute the name of your reset controller IP instance or PHY IP instance
- *<½ coreclk period in ps>*—substitute half of the clock period of your design in picoseconds

If your design has custom reset logic, replace the *<*IP_INSTANCE_NAME>**tx_digitalreset*r_reset with the source register for the TX PCS reset signal, tx_digitalreset.

Altera Corporation Transceiver PHY Reset Controller IP Core

For more information about the set_max_skew constraint, refer to the *SDC and Timing Analyzer API Reference Manual*.

Related Information

[SDC and Timing Analyzer API Reference Manual](http://www.altera.com/literature/manual/mnl_sdctmq.pdf)

Transceiver PLL IP Core for Stratix V, Arria V, and Arria V GZ Devices19

2020.06.02

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Transceiver%20PLL%20IP%20Core%20for%20Stratix%20V,%20Arria%20V,%20and%20Arria%20V%20GZ%20Devices&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

When a fractional PLL functions as the TX PLL, you must configure the Native PHY IP Core to use external PLLs. If you also want to use CMU or ATX PLLs, you must use the device-specific Transceiver PLL to instantiate them.

The MegaCore Library includes the following IP cores to instantiate external CMU and ATX PLLs:

- Stratix V Transceiver PLL
- Arria V Transceiver PLL
- Arria V GZ Transceiver PLL

You instantiate the Altera Phase-Locked Loop (ALTERA_ PLL) IP Core to specify the fractional PLL and the Native PHY IP Core to specify the PMA and PCS settings. In the Native PHY GUI, select the **Use external TX PLL** option under the **TX PLL Options** heading. When you choose this option, the Native PHY includes a top-level bus, ext_pll_clk[<p>-1:0] that you can connect to the external CMU, ATX, and fractional PLLs. To achieve different TX channel data rates, you create point-to-point connections between ext_pll_clk[<p>-1:0] and the CMU, ATX, and fractional PLLs required.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

Figure 19-1: IP Cores Required for Designs Using the Fractional PLL

The following figure show the IP Cores you can instantiate to create designs that use a fractional PLL as the TX PLL. The figure also illustrates the use of Transceiver PLL to instantiate CMU and ATX PLLs. The MegaCore Library includes separate Transceiver PLL and Native PHY IP Cores for each V-Series Device Family. This figure shows logical connectivity between IP Cores and does not reflect the physical location of hardware in V-Series devices.

Designs that dynamically reconfigure the TX PLL between the CMU PLL and fractional PLL, must also select **Use external TX PLL** in the Native PHY GUI and instantiate all PLLs externally as shown in the figure above. Dynamic reconfiguration is only supported for non-bonded configurations. Dynamic reconfiguration allows you to implement the following features:

- TX PLL reconfiguration between up to 5 input reference clocks
- PLL switching using the x1 clock lines within a transceiver triplet
- PLL switching using the x6 and xN clock lines when the TX channels are not in the same transceiver bank

Note: It is not recommended to use fractional PLL in fractional mode for transceiver applications as a TX PLL or for PLL cascading.

Related Information

- **Analog Settings for Arria V Devices** on page 20-2
- **Analog Settings for Arria V GZ Devices** on page 20-11
- **Analog Settings for Stratix V Devices** on page 20-35
- **[Altera Phase-Locked Loop \(ALTERA_PLL\) Megafunction User Guide](http://www.altera.com/literature/ug/altera_pll.pdf)**

Parameterizing the Transceiver PLL PHY

The IP Catalog provides the following Transceiver PLL IP Cores: Arria V Transceiver, Arria V GZ Transceiver PLL, and Stratix V Transceiver PLL to be used with the Arria V, Arria V GZ and Stratix V Native PHYs, respectively.

Complete the following steps to configure a Transceiver PLL IP Core:

- **1.** Under **Tools** > **IP Catalog**, select the device familyof your choice.
- **2.** Under **Tools** > **IP Catalog** > **Interface Protocols** > **Transceiver PHY**> **<Device> Transceiver PLL <ver>**.
- **3.** Specify the options required for the PLL.
- **4.** Click **Finish** to generate your parameterize Transceiver PLL IP Core.

Transceiver PLL Parameters

Table 19-1: PLL Reconfigurations

Transceiver PLL Signals

Figure 19-2: Transceiver PLL Top-Level Signals

The following figure illustrates the top-level signals of the Transceiver PLL which are defined in the table below.

Related Information

[Component Interface Tcl Reference](http://www.altera.com/literature/hb/qts/qsys_tcl.pdf)

Analog Parameters Set Using QSF Assignments20

2020.06.02

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Analog%20Parameters%20Set%20Using%20QSF%20Assignments&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

You specify the analog parameters using the Intel Quartus Prime Assignment Editor, the Pin Planner, or through the Intel Quartus Prime Settings File (**.qsf**). The default values for analog options fall into three categories:

- *Global* These parameters have default values that are independent of other parameter settings.
- *Computed*—These parameters have an initial default value that is recomputed based on other parameter settings.
- *Proxy*—These parameters have default values that are place holders. The Intel Quartus Prime software selects these initial default values based on your design; however, Altera recommends that you replace these defaults with values that match your electrical board specification.

For more information about the Pin Planner, refer to About the Pin Planner in Intel Quartus Prime Help. For more information about the Assignment Editor, refer to About the Assignment Editor in Intel Quartus Prime Help.

For more information about Intel Quartus Prime Settings, refer to *Intel Quartus Prime Settings File Manual*.

Related Information

- **[About the Pin Planner](http://quartushelp.altera.com/current/master.htm#mergedProjects/assign/asd/asd_view_pin_plan.htm)**
- **[About the Assignment Editor](http://quartushelp.altera.com/current/master.htm#mergedProjects/assign/ase/ase_intro.htm)**
- **[Intel Quartus Prime Settings File Manual](http://www.altera.com/literature/manual/mnl_qsf_reference.pdf)**

Making QSF Assignments Using the Assignment Editor

The Intel Quartus Prime software provides default values for analog parameters. You can change the default values using the Assignment Editor. For example, complete the following steps to specify a 3.0V supply for the VCCA voltage and a 1.0V supply to the VCCR voltages.

- **1.** On the Assignments menu, select **Assignment Editor**. The Assignment Editor appears.
- **2.** Complete the following steps for each pin requiring the VCCA voltage:
	- **a.** Double-click in the **Assignment Name** column and scroll to the bottom of the available assignments.
	- **b.** Select **VCCA_GXB Voltage**.
	- **c.** In the **Value** column, select **3_0V** from the list.
- **3.** Complete the following steps for each pin requiring the VCCR voltage:

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

- **a.** Double-click in the **Assignment Name** column and scroll to the bottom of the available assignments.
- **b.** Select **VCCR_GXB/VCCT_GXB Voltage**.
- **c.** In the **Value** column, select **1_0V** from the list.

The Intel Quartus Prime software adds these instance assignments commands to the **.qsf** file for your project.

Analog Settings for Arria V Devices

Analog Settings for Arria V Devices

This section lists the analog parameters for Arria V devices whose original values are place holders for the values that match your electrical board specification. In the following table, the default value of an analog parameter is shown in **bold** type. The parameters are listed in alphabetical order.

The following table lists the analog parameters with *global* or *computed* default values. You may want to optimize some of these settings. The default value is shown in **bold** type. For computed analog parameters, the default value listed is for the initial setting, not the recomputed setting. The parameters are listed in alphabetical order.

For more information about the Pin Planner, refer to About the Pin Planner in Intel Quartus Prime Help. For more information about the Assignment Editor, refer to About the Assignment Editor in Intel Quartus Prime Help.

For more information about Intel Quartus Prime Settings, refer to *Intel Quartus Prime Settings File Manual*.

Related Information

- **[PCI Express Card Electromechanical Specification Rev. 2.0](http://www.pcisig.com/home)**
- **[About the Pin Planner](http://quartushelp.altera.com/current/master.htm#mergedProjects/assign/asd/asd_view_pin_plan.htm)**
- **[About the Assignment Editor](http://quartushelp.altera.com/current/master.htm#mergedProjects/assign/ase/ase_intro.htm)**
- **[Intel Quartus Prime Settings File Manual](http://www.altera.com/literature/manual/mnl_qsf_reference.pdf)**

XCVR_IO_PIN_TERMINATION

Pin Planner and Assignment Editor Name

Transceiver I/O Pin Termination

Description

Specifies the intended on-chip termination value for the specified transceiver pin. Use External Resistor if you intend to use off-chip termination.

Options

- 85_Ohms
- **100_Ohms**
- 120_Ohms
- 150_Ohms
- External_Resistor

Altera Corporation Analog Parameters Set Using QSF Assignments

Assign To

Pin - TX & RX serial data

XCVR_REFCLK_PIN_TERMINATION

Pin Planner and Assignment Editor Name

Transceiver Dedicated Refclk Pin Termination

Description

Specifies the intended termination value for the specified refclk pin. The following 3 settings are available:

- AC_COUPLING: Altera recommends this setting for all transceiver designs. Use it for AC coupled signals. This setting implements on-chip termination and on-chip signal biasing.
- DC_COUPLING_ INTERNAL_100_OHMS: Used this setting when the dedicated transceiver reference clock pins are fed by a DC coupled signal whose V_{cm} meets the device specification. This assignment implements internal on-chip termination but not on-chip signal biasing.
- DC_COUPLING_EXTERNAL_RESISTOR: Use this assignment when the dedicated transceiver reference clock pins are fed by a DC coupled signal. This option does not implement internal on-chip termination or signal biasing. You must implement termination and signal biasing outside of the FPGA. This assignment is recommended for compliance with the *PCI Express Card Electromechanical Specification Rev. 2.0* and the HCSL IO Standard.

Options

- **AC_COUPLING**
- DC_COUPLING_INTERNAL_100_OHMS
- DC_COUPLING_EXTERNAL_RESISTOR

Assign To

Pin - PLL refclk pin

XCVR_TX_SLEW_RATE_CTRL

Pin Planner and Assignment Editor Name

Transmitter Slew Rate Control

Description

Specifies the slew rate of the output signal. The valid values span from the slowest rate to fastest rate with 1 representing the slowest rate.

Options

1-5

4

Assign To

Pin - TX serial data

```
Analog Parameters Set Using QSF Assignments Altera Corporation
```
XCVR_VCCR_ VCCT_VOLTAGE

Pin Planner and Assignment Editor Name

VCCR_GXB

VCCT_GXB Voltage

Description

Configures the VCCR_GXB and VCCT_GXB voltage for an GXB I/O pin by specifying the intended supply voltages for a GXB I/O pin.

Options

1_1V

1_2V

Assign To

Pin - TX & RX serial data

Analog Settings Having Global or Computed Values for Arria V Devices

The following analog parameters have *global* or *computed* default values. You may want to optimize some of these settings. The default value is shown in **bold** type. For computed analog parameters, the default value listed is for the initial setting, not the recomputed setting. The parameters are listed in alphabetical order.

CDR_BANDWIDTH_PRESET

Pin Planner and Assignment Editor Name

CDR Bandwidth Preset

Description

Specifies the CDR bandwidth preset setting

Options

- **Auto**
- Low
- Medium
- High

Assign To

PLL instance

PLL_BANDWIDTH_PRESET

Pin Planner and Assignment Editor Name

PLL Bandwidth Preset

Description

Specifies the PLL bandwidth preset setting

Options

- **Auto**
- Low
- Medium
- High

Assign To

PLL instance

XCVR_RX_DC_GAIN

Pin Planner and Assignment Editor Name

Receiver Buffer DC Gain Control

Description

Controls the amount of a stage receive-buffer DC gain.

Options

0 –1

Assign To

Pin - RX serial data

XCVR_ANALOG_SETTINGS_PROTOCOL

Pin Planner and Assignment Editor Name

Transceiver Analog Settings Protocol

Description

Specifies the protocol that a transceiver implements. When you use this setting for fully characterized devices, the Intel Quartus Prime software automatically sets the optimal values for analog settings, including the V_{OD} , pre-emphasis, and slew rate. For devices that are not fully characterized, the Intel Quartus Prime software specifies these settings using preliminary data. If you assign a value to XCVR_ANALOG_SETTINGS_PROTOCOL, you cannot assign a value for any settings that this parameter controls. For example, for PCIe, the XCVR_ANALOG_SETTINGS_PROTOCOL assigns a value to

Analog Parameters Set Using QSF Assignments Altera Corporation

20-6 XCVR_RX_COMMON_MODE_VOLTAGE

XCVR_RX_BYPASS_EQ_STAGES_234. If you also assign a value to this parameter, a Intel Quartus Prime Fitter error results as shown in the following example:

Example 20-1: Error (21215)

```
Error resolving parameter "pm_rx_sd_bypass_eqz_stages_234" value
on instance "pci_interface_ddf2:u_pci_interface_2|
PCIE_8x8Gb_HARDIP_2:PCIe2_Interface.U_PCIE_CORE|
altpcie sv_hip_ast_hwtcl:pcie_8x8qb_hardip_2_inst|
altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b
|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:
inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.
sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_buf": Only one QSF
setting for the parameter is allowed.
```
Options

The following protocol values are defined:

- BASIC
- CPRI
- PCIE GEN1
- PCIE GEN2
- SATA1_I
- SATA1_M
- SATA2_1
- SATA2_M
- SATA2_X
- SRIO
- XAUI

Assign To

Pin - TX and RX serial data

XCVR_RX_COMMON_MODE_VOLTAGE

Pin Planner and Assignment Editor Name

Receiver Buffer Common Mode Voltage

Description

Receiver buffer common-mode voltage.

Note: Contact Altera for using this assignment.

Related Information

How to Contact Altera on page 22-46

Altera Corporation Analog Parameters Set Using QSF Assignments

XCVR_RX_LINEAR_EQUALIZER_CONTROL

Pin Planner and Assignment Editor Name

Receiver Linear Equalizer Control

Description

Static control for the continuous time equalizer in the receiver buffer. The equalizer has 3 settings from 0–2 corresponding to the increasing AC gain.

Options

0-2

Assign To

Pin - RX serial data

XCVR_RX_SD_ENABLE

Pin Planner and Assignment Editor Name

Receiver Signal Detection Unit Enable/Disable

Description

Enables or disables the receiver signal detection unit. During normal operation NORMAL_SD_ON=FALSE, otherwise POWER_DOWN_SD=TRUE.

Used for the PCIe PIPE PHY, SATA and SAS protocols.

Options

FALSE

TRUE

Assign To

Pin - RX serial data

XCVR_RX_SD_OFF

Pin Planner and Assignment Editor Name

Receiver Cycle Count Before Signal Detect Block Declares Loss Of Signal

Description

Number of parallel cycles to wait before the signal detect block declares loss of signal. Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

Options

 $0 - 29$

Analog Parameters Set Using QSF Assignments Altera Corporation

1

Assign To

Pin - RX serial data

XCVR_RX_SD_ON

Pin Planner and Assignment Editor Name

Receiver Cycle Count Before Signal Detect Block Declares Presence Of Signal

Description

Number of parallel cycles to wait before the signal detect block declares presence of signal. Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

Options

0–16

1

Assign To

Pin - RX serial data

XCVR_RX_SD_THRESHOLD

Pin Planner and Assignment Editor Name

Receiver Signal Detection Voltage Threshold

Description

Specifies signal detection voltage threshold level, V_{th} . The following encodings are defined:

- SDLV 50MV=7
- SDLV 45MV=6
- SDLV_40MV=5
- SDLV_35MV=4
- SDLV_30MV=3
- $SDLV_25MV=2$
- $SDLV_20MV=1$
- $SDLV_15MV=0$

Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

The signal detect output is high when the receiver peak-to-peak differential voltage (diff p-p) $> V_{th}$ x 4. For example, a setting of 6 translates to peak-to-peak differential voltage of 180mV (4*45mV). The V_{diff p-p} must be > 180mV to turn on the signal detect circuit.

Options

- -0.7
- **3**

Altera Corporation Analog Parameters Set Using QSF Assignments

Pin - RX serial data

XCVR_TX_COMMON_MODE_VOLTAGE

Pin Planner and Assignment Editor Name

Transmitter Common Mode Driver Voltage

Description

Transmitter common-mode driver voltage.

Note: Contact Intel for using this assignment.

Related Information

How to Contact Altera on page 22-46

XCVR_TX_PRE_EMP_1ST_POST_TAP

Pin Planner and Assignment Editor Name

Transmitter Pre-emphasis First Post-Tap

Description

Specifies the first post-tap setting value.

Note: Legal values for this parameter vary with the data pattern and data rate. Refer to the *Arria V Device Datasheet* for more information.

Options

0–31

Assign To

Pin - TX serial data

Related Information [Arria V Device Datasheet](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)

XCVR_TX_RX_DET_ENABLE

Pin Planner and Assignment Editor Name

Transmitter Receiver Detect Block Enable

Description

Enables or disables the receiver detector circuit at the transmitter.

Options

- TRUE
- **FALSE**

Assign To

Pin - TX serial data

XCVR_TX_RX_DET_MODE

Pin Planner and Assignment Editor Name

Transmitter Receiver Detect Block Mode

Description

Sets the mode for receiver detect block.

Options

0–15

Assign To

Pin - TX serial data

XCVR_TX_VOD

Pin Planner and Assignment Editor Name

Transmitter Differential Output Voltage

Description

Differential output voltage setting. The values are monotonically increasing with the driver main tap current strength.

Options

- $0-63$
- **10**

Assign To

Pin - TX serial data

XCVR_TX_VOD_PRE_EMP_CTRL_SRC

Pin Planner and Assignment Editor Name

Transmitter V_{OD} Pre-emphasis Control Source

Description

When set to DYNAMIC_CTL, the PCS block controls the V_{OD} and pre-emphasis coefficients for PCI Express. When this assignment is set to RAM_CTL the V_{OD} and pre-emphasis are controlled by other assignments, such as XCVR_TX_PRE_EMP_1ST_POST_TAP.

Options

- **DYNAMIC_CTL**: for PCI Express
- **RAM_CTL**: for all other protocols

Assign To

Pin - TX serial data

Analog Settings for Arria V GZ Devices

Analog Settings for Arria V GZ Devices

This section lists the analog parameters for Arria V GZ devices whose original values are place holders for the values that match your electrical board specification. In the following table, the default value of an analog parameter is shown in **bold** type. The parameters are listed in alphabetical order.

The following table lists the analog parameters with *global* or *computed* default values. You may want to optimize some of these settings. The default value is shown in **bold** type. For computed analog parameters, the default value listed is for the initial setting, not the recomputed setting. The parameters are listed in alphabetical order.

For more information about the Pin Planner, refer to About the Pin Planner in Intel Quartus Prime Help. For more information about the Assignment Editor, refer to About the Assignment Editor in Intel Quartus Prime Help.

For more information about Intel Quartus Prime Settings, refer to *Intel Quartus Prime Settings File Manual*.

Related Information

- **[PCI Express Card Electromechanical Specification Rev. 2.0](http://www.pcisig.com/home)**
- **[Device Datasheet for Arria V Devices](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)**
- **[About the Pin Planner](http://quartushelp.altera.com/current/master.htm#mergedProjects/assign/asd/asd_view_pin_plan.htm)**
- **[About the Assignment Editor](http://quartushelp.altera.com/current/master.htm#mergedProjects/assign/ase/ase_intro.htm)**
- **[Intel Quartus Prime Settings File Manual](http://www.altera.com/literature/manual/mnl_qsf_reference.pdf)**

XCVR_IO_PIN_TERMINATION

Pin Planner and Assignment Editor Name

Transceiver I/O Pin Termination

Description

Specifies the intended on-chip termination value for the specified transceiver pin. Use External Resistor if you intend to use off-chip termination.

Analog Parameters Set Using QSF Assignments Altera Corporation

Options

- 85_Ohms
- **100_Ohms**
- 120 Ohms
- 150_Ohms
- External Resistor

Assign To

Pin - TX & RX serial data

XCVR_REFCLK_PIN_TERMINATION

Pin Planner and Assignment Editor Name

Transceiver Dedicated Refclk Pin Termination

Description

Specifies the intended termination value for the specified refclk pin. The following 3 settings are available:

- AC_COUPLING: Altera recommends this setting for all transceiver designs. Use it for AC coupled signals. This setting implements on-chip termination and on-chip signal biasing.
- DC_COUPLING_ INTERNAL_100_OHMS: Used this setting when the dedicated transceiver reference clock pins are fed by a DC coupled signal whose V_{cm} meets the device specification. This assignment implements internal on-chip termination but not on-chip signal biasing.
- DC_COUPLING_EXTERNAL_RESISTOR: Use this assignment when the dedicated transceiver reference clock pins are fed by a DC coupled signal. This option does not implement internal on-chip termination or signal biasing. You must implement termination and signal biasing outside of the FPGA. This assignment is recommended for compliance with the *PCI Express Card Electromechanical Specification Rev. 2.0* and the HCSL IO Standard.

Options

- **AC_COUPLING**
- DC_COUPLING_INTERNAL_100_OHMS
- DC_COUPLING_EXTERNAL_RESISTOR

Assign To

Pin - PLL refclk pin

XCVR_RX_BYPASS_EQ_STAGES_234

Pin Planner and Assignment Editor Name

Receiver Equalizer Stage 2, 3, 4 Bypass

Description

Bypass continuous time equalizer stages 2, 3, and 4 to save power. This setting eliminates significant AC gain on the equalizer and is appropriate for chip-to-chip short range communication on a PCB. Assigning

a value to this setting and XCVR_ANALOG_SETTINGS_PROTOCOL results in a Intel Quartus Prime Fitter error as shown in the following example:

Error (21215)

```
Error resolving parameter "pm_rx_sd_bypass_eqz_stages_234" value
on instance "pci_interface_ddf2:u_pci_interface_2|
PCIE_8x8Gb_HARDIP_2:PCIe2_Interface.U_PCIE_CORE|
altpcie_sv_hip_ast_hwtcl:pcie_8x8gb_hardip_2_inst|
altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b
|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:
inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.
sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_buf": Only one QSF
setting for the parameter is allowed.
```
Options

- **All_Stages_Enabled**
- Bypass_Stages

Assign To

Pin - RX serial data

Note: This setting can be used for data rates upto 5 Gbps for backplane applications, and 8 Gbps for chipto-chip applications.

XCVR_TX_SLEW_RATE_CTRL

Pin Planner and Assignment Editor Name

Transmitter Slew Rate Control

Description

Specifies the slew rate of the output signal. The valid values span from the slowest rate to fastest rate with 1 representing the slowest rate.

Options

1-5

4

Assign To

Pin - TX serial data

XCVR_VCCA_VOLTAGE

Pin Planner and Assignment Editor Name

VCCA_GXB Voltage

Description

Configure the VCCA_GXB voltage for a GXB I/O pin by specifying the intended VCCA_GXB voltage for a GXB I/O pin. If you do not make this assignment the compiler automatically sets the correct VCCA_GXB voltage depending on the configured data rate, as follows:

- Data rate \leq 6.5 Gbps: 2_5V
- Data rate > 6.5 Gbps: 3_0 V.

Options

- 2_5V
- \bullet 3_0V

Assign To

Pin - TX & RX serial data

XCVR_VCCR_VCCT_VOLTAGE

Pin Planner and Assignment Editor Name

VCCR_GXB

VCCT_GXB Voltage

Description

Refer to the *Arria V GX, GT, GZ, SX, and ST Device Datasheet* for guidance on selecting a value.

Options

- 0 85V
- \cdot 1_0V

Assign To

Pin - TX & RX serial data

Related Information

[Arria V GX, GT, GZ, SX, and ST Device Datasheet](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)

Analog Settings Having Global or Computed Default Values for Arria V GZ Devices

The following analog parameters have *global* or *computed* default values. You may want to optimize some of these settings. The default value is shown in **bold** type. For computed analog parameters, the default value listed is for the initial setting, not the recomputed setting. The parameters are listed in alphabetical order.

CDR_BANDWIDTH_PRESET

Pin Planner and Assignment Editor Name

CDR Bandwidth Preset

Description

Specifies the CDR bandwidth preset setting

Options

- **Auto**
- Low
- Medium
- High

Assign To

PLL instance

master_ch_number

Pin Planner and Assignment Editor Name

Parameter (Assignment Editor Only)

Description

For the PHY IP Core for PCI Express (PIPE), specifies the channel number of the channel acting as the master channel for a single transceiver bank or 2 adjacent banks. This setting allows you to override the default master channel assignment for the PCS and PMA. The master channel must use a TX PLL that is in the same transceiver bank. Available for Gen1, Gen2, and Gen3 variants.

```
Example: set_parameter -name master_ch_number 4 -to
"<design>.pcie_i|altera_xcvr_pipe:<design>_inst|
sv_xcvr_pipe_nr:pipe_nr_inst|sv_xcvr_pipe_native:
transceiver_core"
```
Options

1, 4

Assign To

Include in **.qsf** file

Related Information

[Transceiver Configurations in Arria V GZ Devices](http://www.altera.com/literature/hb/arria-v/av_53008.pdf) Refer to *Advance [SIC] Channel Placement Guidelines for PIPE Configurations* in this document.

PLL_BANDWIDTH_PRESET

Pin Planner and Assignment Editor Name

PLL Bandwidth Preset

Description

Specifies the PLL bandwidth preset setting

Analog Parameters Set Using QSF Assignments Altera Corporation
Options

- **Auto**
- Low
- Medium
- High

Assign To

PLL instance

reserved_channel

Pin Planner and Assignment Editor Name

Parameter (Assignment Editor Only)

Description

Allows you to override the default channel placement of x8 variants. For the PHY IP Core for PCI Express (PIPE), you can use this QSF assignment in conjunction with the master_ch_number assignment to specify channel 4 as the master channel. Available for Gen1, Gen2, and Gen3 variants.

```
Example: set parameter -name reserved channel true
  -to "<design>.pcie_i|altera_xcvr_pipe:<design>
_inst|sv_xcvr_pipe_nr:pipe_nr_inst|sv_xcvr_pipe_native:
transceiver_core"
```
Options

TRUE

Assign To

Include in **.qsf** file

Related Information

[Transceiver Configurations in Arria V GZ Devices](http://www.altera.com/literature/hb/arria-v/av_53008.pdf) Refer to *Advance [SIC] Channel Placement Guidelines for PIPE Configurations* in this document.

XCVR_ANALOG_SETTINGS_PROTOCOL

Pin Planner and Assignment Editor Name

Transceiver Analog Settings Protocol

Description

Specifies the protocol that a transceiver implements. When you use this setting for fully characterized devices, the Intel Quartus Prime software automatically sets the optimal values for analog settings, including the V_{OD} , pre-emphasis, and slew rate. For devices that are not fully characterized, the Intel Quartus Prime software specifies these settings using preliminary data. If you assign a value to XCVR_ANALOG_SETTINGS_PROTOCOL, you cannot assign a value for any settings that this parameter controls. For example, for PCIe, the XCVR_ANALOG_SETTINGS_PROTOCOL assigns a value to

XCVR_RX_BYPASS_EQ_STAGES_234. If you also assign a value to this parameter, a Intel Quartus Prime Fitter error results as shown in the following example:

Example 20-2: Error (21215)

```
Error resolving parameter "pm_rx_sd_bypass_eqz_stages_234" value
on instance "pci_interface_ddf2:u_pci_interface_2|
PCIE_8x8Gb_HARDIP_2:PCIe2_Interface.U_PCIE_CORE|
altpcie sv_hip_ast_hwtcl:pcie_8x8qb_hardip_2_inst|
altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b
|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:
inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.
sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_buf": Only one QSF
setting for the parameter is allowed.
```
Options

The following protocol values are defined:

- BASIC
- CEI
- CPRI
- INTERLAKEN
- PCIE_GEN1
- PCIE_GEN2
- PCIE_GEN3
- QPI
- SFIS
- SONET
- SRIO
- TENG_1588
- TENG_BASER
- TENG_SDI
- XAUI

Assign To

Pin - TX and RX serial data

XCVR_RX_DC_GAIN

Pin Planner and Assignment Editor Name

Receiver Buffer DC Gain Control

Description

Controls the RX buffer DC gain for GX channels.

Options

 $1 - 4$

Assign To

Pin - RX serial data

XCVR_RX_LINEAR_EQUALIZER_CONTROL

Pin Planner and Assignment Editor Name

Receiver Linear Equalizer Control

Description

Static control for the continuous time equalizer in the receiver buffer. The equalizer has 16 settings from 0– 15 corresponding to the increasing AC gain.

Options

1 –16

Assign To

Pin - RX serial data

XCVR_RX_COMMON_MODE_VOLTAGE

Pin Planner and Assignment Editor Name

Receiver Buffer Common Mode Voltage

Description

Receiver buffer common-mode voltage.

Note: Contact Altera for using this assignment.

Related Information

How to Contact Altera on page 22-46

XCVR_RX_ENABLE_LINEAR_EQUALIZER_PCIEMODE

Pin Planner and Assignment Editor Name

Receiver Linear Equalizer Control (PCI Express)

Description

If enabled equalizer gain control is driven by the PCS block for PCI Express. If disabled equalizer gain control is determined by the XCVR_RX_LINEAR_EQUALIZER_SETTING

Options

TRUE

FALSE

Assign To

Pin - RX serial data

XCVR_RX_SD_ENABLE

Pin Planner and Assignment Editor Name

Receiver Signal Detection Unit Enable/Disable

Description

Enables or disables the receiver signal detection unit. During normal operation NORMAL_SD_ON=FALSE, otherwise POWER_DOWN_SD=TRUE.

Used for the PCIe PIPE PHY, SATA and SAS protocols.

Options

FALSE

TRUE

Assign To

Pin - RX serial data

XCVR_RX_SD_OFF

Pin Planner and Assignment Editor Name

Receiver Cycle Count Before Signal Detect Block Declares Loss Of Signal

Description

Number of parallel cycles to wait before the signal detect block declares loss of signal. Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

Options

0–29

Assign To

Pin - RX serial data

XCVR_RX_SD_ON

Pin Planner and Assignment Editor Name

Receiver Cycle Count Before Signal Detect Block Declares Presence Of Signal

Description

Number of parallel cycles to wait before the signal detect block declares presence of signal. Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

Analog Parameters Set Using QSF Assignments Altera Corporation

Options

0–16

Assign To

Pin - RX serial data

XCVR_RX_SD_THRESHOLD

Pin Planner and Assignment Editor Name

Receiver Signal Detection Voltage Threshold

Description

Specifies signal detection voltage threshold level, V_{th} . The following encodings are defined:

- SDLV_50MV=7
- SDLV_45MV=6
- SDLV_40MV=5
- SDLV_35MV=4
- SDLV_30MV=3
- $SDLV_25MV=2$
- SDLV_20MV=1
- $SDLV_15MV=0$

For the PCIe PIPE PHY, SATA, and SAS.

The signal detect output is high when the receiver peak-to-peak differential voltage (diff p-p) > V_{th} x 4. For example, a setting of 6 translates to peak-to-peak differential voltage of 180mV ($4*45mV$). The V_{diff p-p} must be > 180mV to turn on the signal detect circuit.

Options

• **0**-7

Assign To

Pin - RX serial data

XCVR_TX_COMMON_MODE_VOLTAGE

Pin Planner and Assignment Editor Name

Transmitter Common Mode Driver Voltage

Description

Transmitter common-mode driver voltage.

Note: Contact Intel for using this assignment.

Related Information

How to Contact Altera on page 22-46

XCVR_TX_PRE_EMP_PRE_TAP_USER

Pin Planner and Assignment Editor Name

Transmitter Pre-emphasis Pre-Tap user

Description

Specifies the TX pre-emphasis pretap setting value, including inversion.

Note: This parameter must be set in conjunction with XCVR_TX_VOD, XCVR_TX_PRE_EMP_1ST_POST_TAP, and XCVR_TX_PRE_EMP_2ND_POST_TAP. All combinations of these settings are not legal. Refer to the *Stratix V Device Datasheet* for more information.

Options

0–31

Assign To

Pin - TX serial data

Related Information

• **[Solution rd02262013_691](http://www.altera.com/support/kdb/solutions/rd02262013_691.html)**

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

• **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**

XCVR_TX_PRE_EMP_2ND_POST_TAP_USER

Pin Planner and Assignment Editor Name

Transmitter Preemphasis Second Post-Tap user

Description

Specifies the transmitter pre-emphasis second post-tap setting value, including inversion.

Options

0–31

- For option value 1-15, the setting value is -15 to -1.
- For option value 17-31, the setting value is 1 to 15.
- For option value 0/16, the setting value is 0.

Assign To

Pin - TX serial data

Related Information

• **[Solution rd02272013_545](https://www.altera.com/support/support-resources/knowledge-base/solutions/rd02272013_545.html)**

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

Analog Parameters Set Using QSF Assignments Altera Corporation

• **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**

XCVR_TX_PRE_EMP_1ST_POST_TAP

Pin Planner and Assignment Editor Name

Transmitter Pre-emphasis First Post-Tap

Description

Specifies the first post-tap setting value.

Note: This parameter must be set in conjunction with XCVR_TX_VOD, XCVR_TX_PRE_EMP_2ND_POST_TAP, and XCVR_TX_PRE_EMP_PRE_TAP. All combinations of these settings are not legal. Refer to the *Arria V GZ Device Datasheet* for more information.

Options

0–31

Assign To

Pin - TX serial data

Related Information [Arria V GZ Device Datasheet](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)

XCVR_TX_PRE_EMP_2ND_POST_TAP

Pin Planner and Assignment Editor Name

Transmitter Pre-emphasis Second Post-Tap

Description

Specifies the second post-tap setting value.

Note: This parameter must be set in conjunction with XCVR_TX_VOD, XCVR_TX_PRE_EMP_1ST_POST_TAP, and XCVR_TX_PRE_EMP_PRE_TAP. All combinations of these settings are not legal. Refer to the *Arria V GZ Device Datasheet* for more information.

Options

0–15

Assign To

Pin - TX serial data

Related Information [Arria V GZ Device Datasheet](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)

XCVR_TX_PRE_EMP_INV_2ND_TAP

Pin Planner and Assignment Editor Name

Transmitter Preemphasis Second Tap Invert

Description

Inverts the transmitter pre-emphasis 2nd post tap.

Options

- TRUE
- **FALSE**

Assign To

Pin - TX serial data

Related Information

[Solution rd02262013_691](http://www.altera.com/support/kdb/solutions/rd02262013_691.html)

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

XCVR_TX_PRE_EMP_INV_PRE_TAP

Pin Planner and Assignment Editor Name

Transmitter Preemphasis Pre Tap Invert

Description

Inverts the transmitter pre-emphasis pretap. Specifies the TX pre-emphasis pretap setting value, including inversion.

Options

- TRUE
- **FALSE**

Assign To

Pin - TX serial data

Related Information

[Solution rd02262013_691](http://www.altera.com/support/kdb/solutions/rd02262013_691.html)

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

XCVR_TX_PRE_EMP_PRE_TAP

Pin Planner and Assignment Editor Name

Transmitter Pre-emphasis Pre Tap

Analog Parameters Set Using QSF Assignments Altera Corporation

Specifies the pre-tap pre-emphasis setting.

Note: This parameter must be set in conjunction with XCVR_TX_VOD, XCVR_TX_PRE_EMP_1ST_POST_TAP, and XCVR_TX_PRE_EMP_2ND_POST_TAP. All combinations of these settings are not legal. Refer to the *Arria V GZ Device Datasheet* for more information.

Options

0–15

Assign To

Pin - TX serial data

Related Information [Arria V GZ Device Datasheet](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)

XCVR_TX_RX_DET_ENABLE

Pin Planner and Assignment Editor Name

Transmitter Receiver Detect Block Enable

Description

Enables or disables the receiver detector circuit at the transmitter.

Options

- TRUE
- **FALSE**

Assign To

Pin - TX serial data

XCVR_TX_RX_DET_MODE

Pin Planner and Assignment Editor Name

Transmitter Receiver Detect Block Mode

Description

Sets the mode for receiver detect block.

Options

0–15

Assign To

Pin - TX serial data

XCVR_TX_RX_DET_OUTPUT_SEL

Pin Planner and Assignment Editor Name

Transmitter's Receiver Detect Block QPI/PCI Express Control

Description

Determines QPI or PCI Express mode for the Receiver Detect block.

Options

- RX_DET_QPI_ OUT
- **RX_DET_PCIE_ OUT**

Assign To

Pin - TX serial data

XCVR_TX_VOD

Pin Planner and Assignment Editor Name

Transmitter Differential Output Voltage

Description

Differential output voltage setting. The values are monotonically increasing with the driver main tap current strength.

Note: This parameter must be set in conjunction with XCVR_TX_PRE_EMP_1ST_POST_TAP, XCVR_TX_PRE_EMP_2ND_POST_TAP, and XCVR_TX_PRE_EMP_PRE_TAP. All combinations of these settings are not legal. Refer to the *Arria V GZ Device Datasheet* for more information.

Options

- $0-63$
- **50**

Assign To

Pin - TX serial data

Related Information

[Arria V GZ Device Datasheet](http://www.altera.com/literature/hb/arria-v/av_51002.pdf)

XCVR_TX_VOD_PRE_EMP_CTRL_SRC

Pin Planner and Assignment Editor Name

Transmitter V_{OD} Pre-emphasis Control Source

20-26 Analog Settings for Cyclone V Devices

Description

When set to DYNAMIC_CTL, the PCS block controls the V_{OD} and pre-emphasis coefficients for PCI Express. When this assignment is set to RAM_CTL the V_{OD} and pre-emphasis are controlled by other assignments, such as XCVR_TX_PRE_EMP_1ST_POST_TAP.

Options

- **DYNAMIC_CTL**: for PCI Express
- **RAM_CTL**: for all other protocols

Assign To

Pin - TX serial data

Analog Settings for Cyclone V Devices

XCVR_IO_PIN_TERMINATION

Pin Planner and Assignment Editor Name

Transceiver I/O Pin Termination

Description

Specifies the intended on-chip termination value for the specified transceiver pin. Use External Resistor if you intend to use off-chip termination.

Options

- 85_Ohms
- **100_Ohms**
- 120 Ohms
- 150 Ohms
- External Resistor

Assign To

Pin - TX & RX serial data

XCVR_REFCLK_PIN_TERMINATION

Pin Planner and Assignment Editor Name

Transceiver Dedicated Refclk Pin Termination

Altera Corporation Analog Parameters Set Using QSF Assignments

Specifies the intended termination value for the specified refclk pin. The following 3 settings are available:

- AC_COUPLING: Altera recommends this setting for all transceiver designs. Use it for AC coupled signals. This setting implements on-chip termination and on-chip signal biasing.
- DC_COUPLING_ INTERNAL_100_OHMS: Used this setting when the dedicated transceiver reference clock pins are fed by a DC coupled signal whose V_{cm} meets the device specification. This assignment implements internal on-chip termination but not on-chip signal biasing.
- DC_COUPLING_EXTERNAL_RESISTOR: Use this assignment when the dedicated transceiver reference clock pins are fed by a DC coupled signal. This option does not implement internal on-chip termination or signal biasing. You must implement termination and signal biasing outside of the FPGA. This assignment is recommended for compliance with the *PCI Express Card Electromechanical Specification Rev. 2.0* and the HCSL IO Standard.

Options

- **AC_COUPLING**
- DC_COUPLING_INTERNAL_100_OHMS
- DC_COUPLING_EXTERNAL_RESISTOR

Assign To

Pin - PLL refclk pin

XCVR_TX_SLEW_RATE_CTRL

Pin Planner and Assignment Editor Name

Transmitter Slew Rate Control

Description

Specifies the slew rate of the output signal. The valid values span from the slowest rate to fastest rate with 1 representing the slowest rate.

Options

1-5

4

Assign To

Pin - TX serial data

XCVR_VCCR_ VCCT_VOLTAGE

Pin Planner and Assignment Editor Name

VCCR_GXB VCCT_GXB Voltage

Configures the VCCR_GXB and VCCT_GXB voltage for an GXB I/O pin by specifying the intended supply voltages for a GXB I/O pin.

Options

1_1V

1_2V

Assign To

Pin - TX & RX serial data

Analog Settings Having Global or Computed Values for Cyclone V Devices

The following analog parameters have *global* or *computed* default values. You may want to optimize some of these settings. The default value is shown in **bold** type. For computed analog parameters, the default value listed is for the initial setting, not the recomputed setting. The parameters are listed in alphabetical order.

CDR_BANDWIDTH_PRESET

Pin Planner and Assignment Editor Name

CDR Bandwidth Preset

Description

Specifies the CDR bandwidth preset setting

Options

- **Auto**
- Low
- Medium
- High

Assign To

PLL instance

PLL_BANDWIDTH_PRESET

Pin Planner and Assignment Editor Name

PLL Bandwidth Preset

Description

Specifies the PLL bandwidth preset setting

Options

- **Auto**
- Low
- Medium
- High

Assign To

PLL instance

XCVR_ANALOG_SETTINGS_PROTOCOL

Pin Planner and Assignment Editor Name

Transceiver Analog Settings Protocol

Description

Specifies the protocol that a transceiver implements. When you use this setting for fully characterized devices, the Intel Quartus Prime software automatically sets the optimal values for analog settings, including the V_{OD} , pre-emphasis, and slew rate. For devices that are not fully characterized, the Intel Quartus Prime software specifies these settings using preliminary data. If you assign a value to XCVR_ANALOG_SETTINGS_PROTOCOL, you cannot assign a value for any settings that this parameter controls. For example, for PCIe, the XCVR_ANALOG_SETTINGS_PROTOCOL assigns a value to XCVR_RX_BYPASS_EQ_STAGES_234. If you also assign a value to this parameter, a Intel Quartus Prime Fitter error results as shown in the following example:

Example 20-3: Error (21215)

```
Error resolving parameter "pm_rx_sd_bypass_eqz_stages_234" value
on instance "pci_interface_ddf2:u_pci_interface_2|
PCIE_8x8Gb_HARDIP_2:PCIe2_Interface.U_PCIE_CORE|
altpcie_sv_hip_ast_hwtcl:pcie_8x8gb_hardip_2_inst|
altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b
|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:
inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.
sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_buf": Only one QSF
setting for the parameter is allowed.
```
Options

The following protocol values are defined:

- BASIC
- CPRI
- PCIE GEN1
- PCIE_GEN2
- SRIO
- XAUI

Assign To

Pin - TX and RX serial data

```
Analog Parameters Set Using QSF Assignments Altera Corporation
```


XCVR_RX_DC_GAIN

Pin Planner and Assignment Editor Name

Receiver Buffer DC Gain Control

Description

Controls the amount of a stage receive-buffer DC gain.

Options

0 –1

Assign To

Pin - RX serial data

XCVR_RX_LINEAR_EQUALIZER_CONTROL

Pin Planner and Assignment Editor Name

Receiver Linear Equalizer Control

Description

Static control for the continuous time equalizer in the receiver buffer. The equalizer has 3 settings from 0–2 corresponding to the increasing AC gain.

Options

0-2

Assign To

Pin - RX serial data

XCVR_RX_COMMON_MODE_VOLTAGE

Pin Planner and Assignment Editor Name

Receiver Buffer Common Mode Voltage

Description

Receiver buffer common-mode voltage.

Note: Contact Altera for using this assignment.

Related Information

How to Contact Altera on page 22-46

Pin Planner and Assignment Editor Name

Receiver Signal Detection Unit Enable/Disable

Description

Enables or disables the receiver signal detection unit. During normal operation NORMAL_SD_ON=FALSE, otherwise POWER_DOWN_SD=TRUE.

Used for the PCIe PIPE PHY, SATA and SAS protocols.

Options

FALSE

TRUE

Assign To

Pin - RX serial data

XCVR_RX_SD_OFF

Pin Planner and Assignment Editor Name

Receiver Cycle Count Before Signal Detect Block Declares Loss Of Signal

Description

Number of parallel cycles to wait before the signal detect block declares loss of signal. Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

Options

 $0 - 29$

1

Assign To

Pin - RX serial data

XCVR_RX_SD_ON

Pin Planner and Assignment Editor Name

Receiver Cycle Count Before Signal Detect Block Declares Presence Of Signal

Description

Number of parallel cycles to wait before the signal detect block declares presence of signal. Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

Analog Parameters Set Using QSF Assignments Altera Corporation

Options

0–16

1

Assign To

Pin - RX serial data

XCVR_RX_SD_THRESHOLD

Pin Planner and Assignment Editor Name

Receiver Signal Detection Voltage Threshold

Description

Specifies signal detection voltage threshold level, V_{th} . The following encodings are defined:

- \bullet SDLV_50MV=7
- SDLV_45MV=6
- \bullet SDLV_40MV=5
- \bullet SDLV_35MV=4
- SDLV $30MV=3$
- \bullet SDLV_25MV=2
- SDLV $20MV=1$
- $SDLV_15MV=0$

For the PCIe PIPE PHY, SATA, and SAS protocols.

The signal detect output is high when the receiver peak-to-peak differential voltage (diff p-p) > V_{th} x 4. For example, a setting of 6 translates to peak-to-peak differential voltage of 180mV (4*45mV). The V $_{\text{diff p-p}}$ must be > 180mV to turn on the signal detect circuit.

Options

- -0.7
- **3**

Assign To

Pin - RX serial data

XCVR_TX_COMMON_MODE_VOLTAGE

Pin Planner and Assignment Editor Name

Transmitter Common Mode Driver Voltage

Description

Transmitter common-mode driver voltage.

Note: Contact Intel for using this assignment.

Related Information

How to Contact Altera on page 22-46

XCVR_TX_PRE_EMP_1ST_POST_TAP

Pin Planner and Assignment Editor Name

Transmitter Pre-emphasis First Post-Tap

Description

Specifies the first post-tap setting value.

Note: Legal values for this parameter vary with the data pattern and data rate. Refer to the *Cyclone V Device Datasheet* for more information.

Options

0–31

Assign To

Pin - TX serial data

Related Information [Cyclone V Device Datasheet](http://www.altera.com/literature/hb/cyclone-v/cv_51002.pdf)

XCVR_TX_RX_DET_ENABLE

Pin Planner and Assignment Editor Name

Transmitter Receiver Detect Block Enable

Description

Enables or disables the receiver detector circuit at the transmitter.

Options

- TRUE
- **FALSE**

Assign To

Pin - TX serial data

XCVR_TX_RX_DET_MODE

Pin Planner and Assignment Editor Name

Transmitter Receiver Detect Block Mode

Description

Sets the mode for receiver detect block.

Analog Parameters Set Using QSF Assignments Altera Corporation

Options

0–15

Assign To

Pin - TX serial data

XCVR_TX_VOD

Pin Planner and Assignment Editor Name

Transmitter Differential Output Voltage

Description

Differential output voltage setting. The values are monotonically increasing with the driver main tap current strength.

Options

- -63
- **10**

Assign To

Pin - TX serial data

XCVR_TX_VOD_PRE_EMP_CTRL_SRC

Pin Planner and Assignment Editor Name

Transmitter V_{OD} Pre-emphasis Control Source

Description

When set to DYNAMIC_CTL, the PCS block controls the V_{OD} and pre-emphasis coefficients for PCI Express. When this assignment is set to RAM_CTL the V_{OD} and pre-emphasis are controlled by other assignments, such as XCVR_TX_PRE_EMP_1ST_POST_TAP.

Options

- **DYNAMIC_CTL**: for PCI Express
- **RAM_CTL**: for all other protocols

Assign To

Pin - TX serial data

Altera Corporation Analog Parameters Set Using QSF Assignments

Analog Settings for Stratix V Devices

Analog PCB Settings for Stratix V Devices

This section lists the analog parameters for Stratix V devices whose original values are *place holders* for the values that match your electrical board specification. The default value of an analog parameter is shown in **bold** type. The parameters are listed in alphabetical order.

Related Information

- **[PCI Express Card Electromechanical Specification Rev. 2.0](http://www.pcisig.com/home)**
- **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**
- **[About the Pin Planner](http://quartushelp.altera.com/current/master.htm#mergedProjects/assign/asd/asd_view_pin_plan.htm)**
- **[About the Assignment Editor](http://quartushelp.altera.com/current/master.htm#mergedProjects/assign/ase/ase_intro.htm)**
- **[Intel Quartus Prime Settings File Manual](http://www.altera.com/literature/manual/mnl_qsf_reference.pdf)**

XCVR_GT_IO_PIN_TERMINATION

Pin Planner and Assignment Editor Name

GT Transceiver I/O Pin Termination

Description

Fine tunes the target 100-ohm on-chip termination for the specified transceiver pin. This parameter is only for GT transceivers. It is available for both TX and RX pins.

Options

- \bullet 0-15
- **12 (TX)**
- **9 (RX)**

Assign To

Pin - TX & RX serial data

XCVR_IO_PIN_TERMINATION

Pin Planner and Assignment Editor Name

Transceiver I/O Pin Termination

Description

Specifies the intended on-chip termination value for the specified transceiver pin. Use External Resistor if you intend to use off-chip termination.

Options

- 85_Ohms
- **100_Ohms**
- 120 Ohms
- 150_Ohms
- External Resistor

Assign To

Pin - TX & RX serial data

XCVR_REFCLK_PIN_TERMINATION

Pin Planner and Assignment Editor Name

Transceiver Dedicated Refclk Pin Termination

Description

Specifies the intended termination value for the specified refclk pin. The following 3 settings are available:

- AC_COUPLING: Altera recommends this setting for all transceiver designs. Use it for AC coupled signals. This setting implements on-chip termination and on-chip signal biasing.
- DC_COUPLING_ INTERNAL_100_OHMS: Used this setting when the dedicated transceiver reference clock pins are fed by a DC coupled signal whose V_{cm} meets the device specification. This assignment implements internal on-chip termination but not on-chip signal biasing.
- DC_COUPLING_EXTERNAL_RESISTOR: Use this assignment when the dedicated transceiver reference clock pins are fed by a DC coupled signal. This option does not implement internal on-chip termination or signal biasing. You must implement termination and signal biasing outside of the FPGA. This assignment is recommended for compliance with the *PCI Express Card Electromechanical Specification Rev. 2.0* and the HCSL IO Standard.

Options

- **AC_COUPLING**
- DC_COUPLING_INTERNAL_100_OHMS
- DC_COUPLING_EXTERNAL_RESISTOR

Assign To

Pin - PLL refclk pin

XCVR_RX_BYPASS_EQ_STAGES_234

Pin Planner and Assignment Editor Name

Receiver Equalizer Stage 2, 3, 4 Bypass

Description

Bypass continuous time equalizer stages 2, 3, and 4 to save power. This setting eliminates significant AC gain on the equalizer and is appropriate for chip-to-chip short range communication on a PCB. Assigning

a value to this setting and XCVR_ANALOG_SETTINGS_PROTOCOL results in a Intel Quartus Prime Fitter error as shown in the following example:

Error (21215)

```
Error resolving parameter "pm_rx_sd_bypass_eqz_stages_234" value
on instance "pci_interface_ddf2:u_pci_interface_2|
PCIE_8x8Gb_HARDIP_2:PCIe2_Interface.U_PCIE_CORE|
altpcie_sv_hip_ast_hwtcl:pcie_8x8gb_hardip_2_inst|
altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b
|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:
inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.
sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_buf": Only one QSF
setting for the parameter is allowed.
```
Options

- **All_Stages_Enabled**
- Bypass_Stages

Assign To

Pin - RX serial data

Note: This setting can be used for data rates upto 5 Gbps for backplane applications, and 8 Gbps for chipto-chip applications.

XCVR_TX_SLEW_RATE_CTRL

Pin Planner and Assignment Editor Name

Transmitter Slew Rate Control

Description

Specifies the slew rate of the output signal. The valid values span from the slowest rate to fastest rate with 1 representing the slowest rate.

Options

1-5

4

Assign To

Pin - TX serial data

XCVR_VCCA_VOLTAGE

Pin Planner and Assignment Editor Name

VCCA_GXB Voltage

Configure the VCCA_GXB voltage for a GXB I/O pin by specifying the intended VCCA_GXB voltage for a GXB I/O pin. If you do not make this assignment the compiler automatically sets the correct VCCA_GXB voltage depending on the configured data rate, as follows:

- Data rate \leq 6.5 Gbps: 2_5V
- Data rate > 6.5 Gbps: 3_0 V.

Options

- 2_5V
- 3_0 V

Assign To

Pin - TX & RX serial data

XCVR_VCCR_VCCT_VOLTAGE

Pin Planner and Assignment Editor Name

VCCR_GXB

VCCT_GXB Voltage

Description

Refer to the *Device Datasheet for Stratix V Devices* for guidance on selecting a value.

Options

- 0 85V
- \cdot 1_0V

Assign To

Pin - TX & RX serial data

Related Information

[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)

Analog Settings Having Global or Computed Default Values for Stratix V Devices

The following analog parameters have *global* or *computed* default values. You may want to optimize some of these settings. The default value is shown in **bold** type. For computed analog parameters, the default value listed is for the initial setting, not the recomputed setting. The parameters are listed in alphabetical order.

CDR_BANDWIDTH_PRESET

Pin Planner and Assignment Editor Name

CDR Bandwidth Preset

Specifies the CDR bandwidth preset setting

Options

- **Auto**
- Low
- Medium
- High

Assign To

PLL instance

master_ch_number

Pin Planner and Assignment Editor Name

Parameter (Assignment Editor Only)

Description

For the PHY IP Core for PCI Express (PIPE), specifies the channel number of the channel acting as the master channel for a single transceiver bank or 2 adjacent banks. This setting allows you to override the default master channel assignment for the PCS and PMA. The master channel must use a TX PLL that is in the same transceiver bank. Available for Gen1, Gen2, and Gen3 variants. The following example shows how to override the default master channel for a Stratix V design. You must apply the pma_bonding_master override parameter on the Stratix V Transceiver Native PHY instance name. You can use the same procedure for other devices.

Example 20-4: Overriding Default Master Channel

```
Example: set_parameter -name master_ch_number 4 -to
"<design>:inst|altera_xcvr_native_sv:testx8_inst|
sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].
gen_bonded_group_native.xcvr_native_inst".
```
Options

1, 4

Assign To

Include in **.qsf** file

Related Information

[Transceiver Configurations in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52005.pdf) Refer to *Advance [SIC] Channel Placement Guidelines for PIPE Configurations* in this document.

PLL_BANDWIDTH_PRESET

Pin Planner and Assignment Editor Name

PLL Bandwidth Preset

Description

Specifies the PLL bandwidth preset setting

Options

- **Auto**
- Low
- Medium
- High

Assign To

PLL instance

reserved_channel

Pin Planner and Assignment Editor Name

Parameter (Assignment Editor Only)

Description

Allows you to override the default channel placement of x8 variants. For the PHY IP Core for PCI Express (PIPE), you can use this QSF assignment in conjunction with the master_ch_number assignment to specify channel 4 as the master channel. Available for Gen1, Gen2, and Gen3 variants.

```
Example: set_parameter -name reserved_channel true
 -to "<design>.pcie_i|altera_xcvr_pipe:<design>
_inst|sv_xcvr_pipe_nr:pipe_nr_inst|sv_xcvr_pipe_native:
transceiver_core"
```
Options

TRUE

Assign To

Include in **.qsf** file

Related Information

[Transceiver Configurations in Stratix V Devices](http://www.altera.com/literature/hb/stratix-v/stx5_52005.pdf) Refer to *Advance [SIC] Channel Placement Guidelines for PIPE Configurations* in this document.

XCVR_ANALOG_SETTINGS_PROTOCOL

Pin Planner and Assignment Editor Name

Transceiver Analog Settings Protocol

Specifies the protocol that a transceiver implements. When you use this setting for fully characterized devices, the Intel Quartus Prime software automatically sets the optimal values for analog settings, including the V_{OD} , pre-emphasis, and slew rate. For devices that are not fully characterized, the Intel Quartus Prime software specifies these settings using preliminary data. If you assign a value to XCVR_ANALOG_SETTINGS_PROTOCOL, you cannot assign a value for any settings that this parameter controls. For example, for PCIe, the XCVR_ANALOG_SETTINGS_PROTOCOL assigns a value to XCVR_RX_BYPASS_EQ_STAGES_234. If you also assign a value to this parameter, a Intel Quartus Prime Fitter error results as shown in the following example:

Example 20-5: Error (21215)

```
Error resolving parameter "pm_rx_sd_bypass_eqz_stages_234" value
on instance "pci_interface_ddf2:u_pci_interface_2|
PCIE_8x8Gb_HARDIP_2:PCIe2_Interface.U_PCIE_CORE|
altpcie_sv_hip_ast_hwtcl:pcie_8x8gb_hardip_2_inst|
altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b
|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:
inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.
sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_buf": Only one QSF
setting for the parameter is allowed.
```
Options

The following protocol values are defined:

- BASIC
- CEI
- CPRI
- INTERLAKEN
- PCIE_GEN1
- PCIE_GEN2
- PCIE_GEN3
- QPI
- SFIS
- SONET
- SRIO
- TENG_1588
- TENG_BASER
- TENG_SDI
- XAUI

Assign To

Pin - TX and RX serial data

XCVR_GT_RX_DC_GAIN

Pin Planner and Assignment Editor Name

Receiver Buffer DC Gain Control

Analog Parameters Set Using QSF Assignments Altera Corporation

Controls the RX buffer DC gain for GTchannels.

Options

- 0-19
- **8**

Assign To

Pin - RX serial data

XCVR_RX_DC_GAIN

Pin Planner and Assignment Editor Name

Receiver Buffer DC Gain Control

Description

Controls the RX buffer DC gain for GX channels.

Options

1 –4

Assign To

Pin - RX serial data

XCVR_RX_LINEAR_EQUALIZER_CONTROL

Pin Planner and Assignment Editor Name

Receiver Linear Equalizer Control

Description

Static control for the continuous time equalizer in the receiver buffer. The equalizer has 16 settings from 0– 15 corresponding to the increasing AC gain.

Options

1 –16

Assign To

Pin - RX serial data

XCVR_GT_RX_COMMON_ MODE_VOLTAGE

Pin Planner and Assignment Editor Name

GT receiver Buffer Common Mode Voltage

Receiver buffer common-mode voltage. This parameter is only for GT transceivers.

Note: Contact Altera for using this assignment.

Related Information How to Contact Altera on page 22-46

XCVR_GT_RX_CTLE

Pin Planner and Assignment Editor Name

GT Receiver Linear Equalizer Control

Description

Static control for the continuous time equalizer in the receiver buffer. The equalizer has 9 distinct settings from 0-8 corresponding to increasing AC gain. This parameter is only for GT transceivers.

Options

0-8

Assign To

Pin - RX serial data

XCVR_GT_TX_COMMON_ MODE_VOLTAGE

Pin Planner and Assignment Editor Name

GT Transmitter Common Mode Driver Voltage

Description

Transmitter common-mode driver voltage. This parameter is only for GT transceivers.

Note: Contact Altera for using this assignment.

Related Information How to Contact Altera on page 22-46

XCVR_GT_TX_PRE_EMP_1ST_POST_TAP

Pin Planner and Assignment Editor Name

GT Transmitter Preemphasis First Post-Tap

Description

Specifies the first post-tap setting value. This parameter is only for GT transceivers.

Note: This parameter must be set in conjunction with XCVR_GT_TX_PRE_EMP_PRE_TAP. All combinations of these settings are not legal. Refer to the *Stratix V Device Datasheet* for more information.

Analog Parameters Set Using QSF Assignments Altera Corporation

Options

- 0-31
- **5**

Assign To

Pin - TX serial data

Related Information [Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)

XCVR_GT_TX_PRE_EMP_ INV_PRE_TAP

Pin Planner and Assignment Editor Name

GT Transmitter Pre-emphasis Pre Tap Invert

Description

Inverts the transmitter pre-emphasis pre-tap. This parameter is only for GT transceivers.

Note: This parameter must be set in conjunction with XCVR_GT_TX_PRE_EMP_PRE_TAP. All combinations of these settings are not legal. Refer to the *Stratix V Device Datasheet* for more information.

Options

- ON
- **OFF**

Assign To

Pin - TX serial data

Related Information [Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)

XCVR_GT_TX_PRE_EMP_ PRE_TAP

Pin Planner and Assignment Editor Name

GT Transmitter Preemphasis Pre-Tap

Description

Specifies the pre-tap pre-emphasis setting. This parameter is only for GT transceivers.

Options

0-15

Assign To

Pin - TX serial data

XCVR_GT_TX_VOD_MAIN_TAP

Pin Planner and Assignment Editor Name

GT Transmitter Differential Output Voltage

Description

Differential output voltage setting. The values are monotonically increasing with the driver main tap current strength.

Options

- 0-5
- **3**

Assign To

Pin - TX serial data

XCVR_RX_COMMON_MODE_VOLTAGE

Pin Planner and Assignment Editor Name

Receiver Buffer Common Mode Voltage

Description

Receiver buffer common-mode voltage.

Note: Contact Altera for using this assignment.

Related Information

How to Contact Altera on page 22-46

XCVR_RX_ENABLE_LINEAR_EQUALIZER_PCIEMODE

Pin Planner and Assignment Editor Name

Receiver Linear Equalizer Control (PCI Express)

Description

If enabled equalizer gain control is driven by the PCS block for PCI Express. If disabled equalizer gain control is determined by the XCVR_RX_LINEAR_EQUALIZER_SETTING

Options

TRUE

FALSE

Assign To

Pin - RX serial data

```
Analog Parameters Set Using QSF Assignments Altera Corporation
```


XCVR_RX_SD_ENABLE

Pin Planner and Assignment Editor Name

Receiver Signal Detection Unit Enable/Disable

Description

Enables or disables the receiver signal detection unit. During normal operation NORMAL_SD_ON=FALSE, otherwise POWER_DOWN_SD=TRUE.

Used for the PCIe PIPE PHY, SATA and SAS protocols.

Options

FALSE

TRUE

Assign To

Pin - RX serial data

XCVR_RX_SD_OFF

Pin Planner and Assignment Editor Name

Receiver Cycle Count Before Signal Detect Block Declares Loss Of Signal

Description

Number of parallel cycles to wait before the signal detect block declares loss of signal. Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

Options

0–29

Assign To

Pin - RX serial data

XCVR_RX_SD_ON

Pin Planner and Assignment Editor Name

Receiver Cycle Count Before Signal Detect Block Declares Presence Of Signal

Description

Number of parallel cycles to wait before the signal detect block declares presence of signal. Only used for the PCIe PIPE PHY, SATA, and SAS protocols.

Options

0–16

Altera Corporation Analog Parameters Set Using QSF Assignments

Assign To

Pin - RX serial data

XCVR_RX_SD_THRESHOLD

Pin Planner and Assignment Editor Name

Receiver Signal Detection Voltage Threshold

Description

Specifies signal detection voltage threshold level, V_{th} . The following encodings are defined:

- SDLV_50MV=7
- SDLV_45MV=6
- SDLV_40MV=5
- SDLV_35MV=4
- SDLV_30MV=3
- $SDLV_25MV=2$
- SDLV_20MV=1
- $SDLV_15MV=0$

For the PCIe PIPE PHY, SATA, and SAS.

The signal detect output is high when the receiver peak-to-peak differential voltage (diff p-p) > V_{th} x 4. For example, a setting of 6 translates to peak-to-peak differential voltage of 180mV ($4*45$ mV). The V_{diff p-p} must be > 180mV to turn on the signal detect circuit.

Options

• **0**-7

Assign To

Pin - RX serial data

XCVR_TX_COMMON_MODE_VOLTAGE

Pin Planner and Assignment Editor Name

Transmitter Common Mode Driver Voltage

Description

Transmitter common-mode driver voltage.

Note: Contact Intel for using this assignment.

Related Information

How to Contact Altera on page 22-46

XCVR_TX_PRE_EMP_PRE_TAP_USER

Pin Planner and Assignment Editor Name

Transmitter Pre-emphasis Pre-Tap user

Description

Specifies the TX pre-emphasis pretap setting value, including inversion.

Note: This parameter must be set in conjunction with XCVR_TX_VOD, XCVR_TX_PRE_EMP_1ST_POST_TAP, and XCVR_TX_PRE_EMP_2ND_POST_TAP. All combinations of these settings are not legal. Refer to the *Stratix V Device Datasheet* for more information.

Options

0–31

Assign To

Pin - TX serial data

Related Information

• **[Solution rd02262013_691](http://www.altera.com/support/kdb/solutions/rd02262013_691.html)**

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

• **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**

XCVR_TX_PRE_EMP_2ND_POST_TAP_USER

Pin Planner and Assignment Editor Name

Transmitter Preemphasis Second Post-Tap user

Description

Specifies the transmitter pre-emphasis second post-tap setting value, including inversion.

Options

0–31

- For option value 1-15, the setting value is -15 to -1.
- For option value 17-31, the setting value is 1 to 15.
- For option value 0/16, the setting value is 0.

Assign To

Pin - TX serial data

Related Information

• **[Solution rd02272013_545](https://www.altera.com/support/support-resources/knowledge-base/solutions/rd02272013_545.html)**

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

Altera Corporation Analog Parameters Set Using QSF Assignments

XCVR_TX_PRE_EMP_1ST_POST_TAP

Pin Planner and Assignment Editor Name

Transmitter pre-emphasis First Post-Tap

Description

Specifies the first post-tap setting value.

Note: This parameter must be set in conjunction with XCVR_TX_VOD, XCVR_TX_PRE_EMP_2ND_POST_TAP, and XCVR_TX_PRE_EMP_PRE_TAP. All combinations of these settings are not legal. Refer to the *Stratix V Device Datasheet* for more information.

Options

0–31

Assign To

Pin - TX serial data

Related Information [Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)

XCVR_TX_PRE_EMP_2ND_POST_TAP

Pin Planner and Assignment Editor Name

Transmitter pre-emphasis Second Post-Tap

Description

Specifies the second post-tap setting value.

Note: This parameter must be set in conjunction with XCVR_TX_VOD, XCVR_TX_PRE_EMP_1ST_POST_TAP, and XCVR_TX_PRE_EMP_PRE_TAP. All combinations of these settings are not legal. Refer to the *Stratix V Device Datasheet* for more information.

Options

0–15

Assign To

Pin - TX serial data

Related Information

• **[Solution rd02262013_691](http://www.altera.com/support/kdb/solutions/rd02262013_691.html)**

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

• **[Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)**

XCVR_TX_PRE_EMP_INV_2ND_TAP

Pin Planner and Assignment Editor Name

Transmitter Preemphasis Second Tap Invert

Description

Inverts the transmitter pre-emphasis 2nd post tap.

Options

- TRUE
- **FALSE**

Assign To

Pin - TX serial data

Related Information

[Solution rd02262013_691](http://www.altera.com/support/kdb/solutions/rd02262013_691.html)

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

XCVR_TX_PRE_EMP_INV_PRE_TAP

Pin Planner and Assignment Editor Name

Transmitter Preemphasis Pre Tap Invert

Description

Inverts the transmitter pre-emphasis pretap. Specifies the TX pre-emphasis pretap setting value, including inversion.

Options

- TRUE
- **FALSE**

Assign To

Pin - TX serial data

Related Information

[Solution rd02262013_691](http://www.altera.com/support/kdb/solutions/rd02262013_691.html)

This solution provides the mapping of the Transceiver Toolkit pretap settings to the Intel Quartus Prime transceiver QSF assignment.

XCVR_TX_PRE_EMP_PRE_TAP

Pin Planner and Assignment Editor Name

Transmitter Pre-emphasis Pre Tap

Specifies the pre-tap pre-emphasis setting.

Note: This parameter must be set in conjunction with XCVR_TX_VOD, XCVR_TX_PRE_EMP_1ST_POST_TAP, and XCVR_TX_PRE_EMP_2ND_POST_TAP. All combinations of these settings are not legal. Refer to the *Stratix V Device Datasheet* for more information.

Options

0–15

Assign To

Pin - TX serial data

Related Information [Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)

XCVR_TX_RX_DET_ENABLE

Pin Planner and Assignment Editor Name

Transmitter Receiver Detect Block Enable

Description

Enables or disables the receiver detector circuit at the transmitter.

Options

- TRUE
- **FALSE**

Assign To

Pin - TX serial data

XCVR_TX_RX_DET_MODE

Pin Planner and Assignment Editor Name

Transmitter Receiver Detect Block Mode

Description

Sets the mode for receiver detect block.

Options

0–15

Assign To Pin - TX serial data

XCVR_TX_RX_DET_OUTPUT_SEL

Pin Planner and Assignment Editor Name

Transmitter's Receiver Detect Block QPI/PCI Express Control

Description

Determines QPI or PCI Express mode for the Receiver Detect block.

Options

- RX_DET_QPI_ OUT
- **RX_DET_PCIE_ OUT**

Assign To

Pin - TX serial data

XCVR_TX_VOD

Pin Planner and Assignment Editor Name

Transmitter Differential Output Voltage

Description

Differential output voltage setting. The values are monotonically increasing with the driver main tap current strength.

Note: This parameter must be set in conjunction with XCVR_TX_PRE_EMP_1ST_POST_TAP, XCVR_TX_PRE_EMP_2ND_POST_TAP, and XCVR_TX_PRE_EMP_PRE_TAP. All combinations of these settings are not legal. Refer to the *Stratix V Device Datasheet* for more information.

Options

- $-0-63$
- **50**

Assign To

Pin - TX serial data

Related Information [Stratix V Device Datasheet](http://www.altera.com/literature/hb/stratix-v/stx5_53001.pdf)

XCVR_TX_VOD_PRE_EMP_CTRL_SRC

Pin Planner and Assignment Editor Name

Transmitter V_{OD} Pre-emphasis Control Source

Description

When set to DYNAMIC_CTL, the PCS block controls the V_{OD} and pre-emphasis coefficients for PCI Express. When this assignment is set to RAM_CTL the V_{OD} and pre-emphasis are controlled by other assignments, such as XCVR_TX_PRE_EMP_1ST_POST_TAP.

Options

- **DYNAMIC_CTL**: for PCI Express
- **RAM_CTL**: for all other protocols

Assign To

Pin - TX serial data

Migrating from Stratix IV to Stratix V Devices Overview 21

2020.06.02

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Migrating%20from%20Stratix%20IV%20to%20Stratix%20V%20Devices%20Overview&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

Previously, Altera provided the ALTGX megafunction as a general purpose transceiver PHY solution. The current release of the Intel Quartus Prime software includes protocol-specific PHY IP cores that simplify the parameterization process.

The design of these protocol-specific transceiver PHYs is modular and uses standard interfaces. An Avalon-MM interface provides access to control and status registers that record the status of the PCS and PMA modules. Consequently, you no longer must include signals in the top level of your transceiver PHY to determine the status of the serial RX and TX interfaces. Using standard interfaces to access this devicedependent information should ease future migrations to other device families and reduce the overall design complexity. However, to facilitate debugging, you may still choose to include some devicedependent signals in the top level of your design during the initial simulations or even permanently. All protocol-specific PHY IP in Stratix V devices also include embedded controls for post-reset initialization which are available through the Avalon-MM interface.

For Stratix IV devices, the location of the transceiver dynamic reconfiguration logic is design dependent. In general, reconfiguration logic is integrated with the transceiver channels for simple configurations and is separately instantiated for more complex designs that use a large number of channels or instantiate more than one protocol in a single transceiver quad. For Stratix V devices, transceiver dynamic reconfiguration is always performed using the separately instantiated Transceiver Reconfiguration Controller.

Control of loopback modes is also different in Stratix IV and Stratix V devices. For Stratix IV devices, you must select loopback options in the using the MegaWizard Plug-In Manager. For Stratix V devices, you control loopback modes through Avalon-MM registers.

Table 21-1: Controlling Loopback Modes in Stratix IV and Stratix V Devices

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

Related Information

Transceiver Reconfiguration Controller PMA Analog Control Registers on page 17-14

Differences in Dynamic Reconfiguration for Stratix IV and Stratix V Transceivers

Dynamic reconfiguration interface is completely new in Stratix V devices. You cannot automatically migrate a dynamic reconfiguration solution from Stratix IV to Stratix V devices.

Stratix V devices that include transceivers must use the Altera Transceiver Reconfiguration Controller that contains the offset cancellation logic to compensate for variations due to PVT. Initially, each transceiver channel and each TX PLL has its own parallel, dynamic reconfiguration bus, named reconfig_from_xcvr[45:0] and reconfig_to_xcvr[69:0]. The reconfiguration bus includes Avalon-MM signals to read and write registers and memory and test bus signals. When you instantiate a transceiver PHY in a Stratix V device, the transceiver PHY IP core provides informational messages specifying the number of required reconfiguration interfaces in the message pane.

Example 21-1: Informational Messages for the Transceiver Reconfiguration Interface

PHY IP will require 5 reconfiguration interfaces for connection to the external reconfiguration controller.

Reconfiguration interface offsets 0-3 are connected to the transceiver channels.

Reconfiguration interface offset 4 is connected to the transmit PLL.

Although you must initially create a separate reconfiguration interface for each channel and TX PLL in your design, when the Intel Quartus Prime software compiles your design, it reduces the number of reconfiguration interfaces by merging reconfigurations interfaces. The synthesized design typically includes a reconfiguration interface for three channels. Allowing the Intel Quartus Prime software to merge reconfiguration interfaces gives the Fitter more flexibility in placing transceiver channels.

Stratix IV devices that include transceivers must use the ALTGX_RECONFIG IP Core to implement dynamic reconfiguration. The ALTGX_RECONFIG IP Core always includes the following two serial buses:

- reconfig_from $\left\{ \text{sn}16:0\right\}$ this bus connects to all the channels in a single quad. $\left\{ \text{sn}5\right\}$ is the number of quads connected to the ALTGX_RECONFIG IP Core.
- reconfig_togxb[3:0]—this single bus connects to all transceiver channels.

If you select additional functionality in the MegaWizard Plug-In Manager for the ALTGX_RECONFIG IP Core, the IP core adds signals to support that functionality. For more information about the ALTGX_RECONFIG IP Core, refer to *ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices* in volume 3 of the *Stratix IV Device Handbook*.

Related Information

[ALTGX_RECONFIG Megafunction User Guide for Stratix IV Devices](http://www.altera.com/literature/hb/stratix-iv/stx4_siv53004.pdf)

Differences Between XAUI PHY Parameters for Stratix IV and Stratix V Devices

Table 21-2: Comparison of ALTGX Megafunction and XAUI PHY Parameters

Differences Between XAUI PHY Ports in Stratix IV and Stratix V Devices

This section lists the differences between the top-level signals in Stratix IV GX and Stratix V GX/GS devices.

Table 21-3: Correspondences between XAUI PHY Stratix IV GX and Stratix V Device Signals

(21) $\langle n \rangle$ = the number of lanes. $\langle d \rangle$ = the total deserialization factor from the pin to the FPGA fabric.

21-6 Differences Between XAUI PHY Ports in Stratix IV and Stratix V Devices

 $\frac{(21) \times n}{n}$ = the number of lanes. d = the total deserialization factor from the pin to the FPGA fabric.

Differences Between PHY IP Core for PCIe PHY (PIPE) Parameters in Stratix IV and Stratix V Devices

This section lists the PHY IP Core for PCI Express PHY (PIPE) parameters and the corresponding ALTGX megafunction parameters.

Table 21-4: Comparison of ALTGX Megafunction and PHY IP Core for PCI Express PHY (PIPE) Parameters

ALTGX Parameter Name (Default Value)	CI Express PHY (PIPE) Parameter Name	Comments
Number of channels	Number of Lanes	
Channel width	Deserialization factor	
Subprotocol	Protocol Version	
Input clock frequency	PLL reference clock frequency	
Starting Channel Number		Automatically set to 0. Intel Quartus Prime software handles lane assignments.
Enable low latency sync	pipe_low_latency_ syncronous mode	
Enable RLV with run length of	pipe_run_length_ violation_checking	Always on
Enable electrical idle inference functionality	Enable electrical idle inferencing	

⁽²¹⁾ $\langle n \rangle$ = the number of lanes. $\langle d \rangle$ = the total deserialization factor from the pin to the FPGA fabric.

21-7

Altera Corporation

Differences Between PHY IP Core for PCIe PHY (PIPE) Ports for Stratix IV and Stratix V Devices

This section lists the differences between the top-level signals in Stratix IV GX and Stratix V GX/GS devices. PIPE standard ports remain, but are now prefixed with pipe_. Clocking options are simplified to match the PIPE 2.0 specification.

(22) $\langle n \rangle$ = the number of lanes. $\langle d \rangle$ = the total deserialization factor from the pin to the FPGA fabric.

21-10 Differences Between PHY IP Core for PCIe PHY (PIPE) Ports for Stratix IV and Stratix V

Devices				
Stratix IV GX Device Signal Name⁽²²⁾	Stratix V GX Device Signal Name	Width		
rx_dataout	pipe_rxdata	$[\langle n \rangle - * \langle d \rangle - 1:0]$		
rx_ctrldetect	pipe_rxdatak	$[(d>/8)*n>-1:0]$		
pipedatavalid	pipe_rxvalid	$[\langle n \rangle -1:0]$		
pipe8b10binvpolarity	pipe_rxpolarity	$\left[12n>1:0\right]$		
pipeelecidle	pipe_rxelecidle	$\left[12n>1:0\right]$		
pipephydonestatus	pipe_phystatus	$[\langle n \rangle -1:0]$		
pipestatus	pipe_rxstatus	$[3 < n > -1:0]$		
Non-PIPE Ports				
rx_pll_locked	rx_is_lockedtoref	$\left[12n \right]-1:0$		
rx_freqlocked	rx_is_lockedtodata	$[\langle n \rangle -1:0]$		
pll_locked	pll_locked	1		
rx_syncstatus	rx_syncstatus (also management interface)	$[(d>/8)*n>-1:0]$		
rx_locktodata		$[\langle n \rangle -1:0]$		
rx_locktorefclk		$\left[12n>1:0\right]$		
tx_invpolarity		$[\langle n \rangle -1:0]$		
rx_errdetect		$[(d>/8)*n>-1:0]$		
rx_disperr	These signals are now available as control and status registers. Refer to	$[(d>/8)*n>-1:0]$		
rx_patterndetect	the "Register Interface and Register	$[(d>/8)*n>-1:0]$		
tx_phase_comp_fifo_error	Descriptions".	$[\langle n \rangle -1:0]$		
rx_phase_comp_fifo_error		$[\langle n \rangle -1:0]$		
rx_signaldetect		$\left[12n>1:0\right]$		
rx_rlv		$\left[12n>1:0\right]$		
rx_datain	rx_serial_data	$[\langle n \rangle -1:0]$		
tx_dataout	tx_serial_data	$[\langle n \rangle -1:0]$		
Reconfiguration				
cal_blk_clk		$\mathbf{1}$		
reconfig_clk	These signals are included in the reconfig_to_xcvr bus	$\mathbf{1}$		
fixedclk		$\mathbf{1}$		
reconfig_togxb	reconfig_to_xcvr	Variable		

 $\frac{(22) \times n}{n}$ = the number of lanes. <*d*> = the total deserialization factor from the pin to the FPGA fabric.

Altera Corporation

Related Information

PHY for PCIe (PIPE) Register Interface and Register Descriptions on page 9-16

Differences Between Custom PHY Parameters for Stratix IV and Stratix V Devices

This section lists the Custom PHY parameters and the corresponding ALTGX megafunction parameters.

Table 21-6: Comparison of ALTGX Megafunction and Custom PHY Parameters

ALTGX Parameter Name (Default Value)	Custom PHY Parameter Name	
General		
Not available	Device family	
	Transceiver protocol	
	Mode of operation	
	Enable bonding	
What is the number of channels?	Number of lanes	
Which subprotocol will you be using? $(x4, x8)$	Not available	
What is the channel width?	Serialization factor	
What is the effective data rate?	Data rate	
What is the input clock frequency?	Input clock frequency	
$tx/rx_8b_10b_2$ mode	Enable 8B/10B encoder/decoder	

⁽²²⁾ $\langle n \rangle$ = the number of lanes. $\langle d \rangle$ = the total deserialization factor from the pin to the FPGA fabric.

Migrating from Stratix IV to Stratix V Devices Overview Alteration Altera Corporation

ALTGX Parameter Name (Default Value)	Custom PHY Parameter Name	
	Enable manual disparity control	
Not available	Create optional 8B10B status ports	
What is the deserializer block width?	Deserializer block width: (23)	
Single	Auto	
Double	Single	
	Double	
Additional Options		
	Enable TX Bitslip	
	Create rx_coreclkin port	
Not available	Create tx_coreclkin port	
	Create rx_recovered_clk port	
	Create optional ports	
	Avalon data interfaces	
	Force manual reset control	
Protocol Settings-Word Aligner	Word Aligner	
Use manual word alignment mode	Word alignment mode	
Use manual bitslipping mode		
Use the built-in 'synchronization state machine'		
Enable run length violation checking with a run length of	Run length	
What is the word alignment pattern	Word alignment pattern	
What is the word alignment pattern length	Word aligner pattern length	
Protocol Settings-Rate match/Byte order	Rate Match	
What is the 20-bit rate match pattern1	Rate match insertion/deletion +ve disparity pattern	
(usually used for +ve disparity pattern)		
What is the 20-bit rate match pattern1	Rate match insertion/deletion -ve disparity pattern	
(usually used for -ve disparity pattern)		
Protocol Settings-Rate match/Byte order	Byte Order	

⁽²³⁾ This parameter is on the **Datapath** tab.

Differences Between Custom PHY Ports in Stratix IV and Stratix V Devices

This section lists the differences between the top-level signals in Stratix IV GX and Stratix V GX/GS devices.

Table 21-7: Custom PHY Correspondences between Stratix IV GX Device and Stratix V Device Signals

$ALTGX^{(24)}$	Custom PHY	Width		
Avalon-MM Management Interface				
Not available	phy_mgmt_clk_reset	$\mathbf{1}$		
	phy_mgmt_clk	1		
	phy_mgmt_address	8		
	phy_mgmt_read	1		
	phy_mgmt_readdata	32		
	phy_mgmt_write	1		
	phy_mgmt_writedata	32		
Clocks				
cal_blk_clk	These signals are included in			
reconfig_clk	the reconfig_to_xcvr bus			
pll_inclk	pll_ref_clk	[<p>1:0]</p>		
rx_coreclk	rx_coreclkin			
tx_coreclk	tx_coreclkin			
Avalon-ST TX Interface				
tx_datain	tx_parallel_data	$[<\!\!d>\!\!<\!\!n>\!-1:0]$		
tx_ctrlenable	tx_datak	$[<\!\!d\!\!><\!\!n$ >-1:0]		
rx_ctrldetect	rx_datak	$[<\!\!d>\!\!<\!\!n>\!\!-1:0]$		
Avalon-ST RX Interface				
rx_dataout	rx_parallel_data	$\left[n>-1:0\right]$		
rx_runningdisp	rx_runningdisp	$[<\frac{d}{8}><\frac{n}{1:0}]$		
rx_enabyteord	rx_enabyteord	$\left[12n>1:0\right]$		

⁽²⁴⁾ $\langle n \rangle$ = the number of lanes. $\langle d \rangle$ = the total deserialization factor from the pin to the FPGA fabric.

Related Information

Register Interface and Register Descriptions on page 10-27

 $\frac{(24)}{24}$ <*n*> = the number of lanes. <*d*> = the total deserialization factor from the pin to the FPGA fabric.

Additional Information for the Transceiver PHY IP Core22

2020.06.02

UG-01080 [Subscribe](https://www.altera.com/servlets/subscriptions/alert?id=UG-01080) [Send Feedback](mailto:FPGAtechdocfeedback@intel.com?subject=Feedback%20on%20(UG-01080%202020.06.02)%20Additional%20Information%20for%20the%20Transceiver%20PHY%20IP%20Core&body=We%20appreciate%20your%20feedback.%20In%20your%20comments,%20also%20specify%20the%20page%20number%20or%20paragraph.%20Thank%20you.)

This section provides the revision history for the chapters in this user guide.

Revision History for Previous Releases of the Transceiver PHY IP Core

This section provides the revision history for all versions of this user guide.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

[ISO](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [9001:2015](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html) [Registered](http://www.altera.com/support/devices/reliability/certifications/rel-certifications.html)

*Other names and brands may be claimed as the property of others.

Altera Corporation Additional Information for the Transceiver PHY IP Core

UG-01080

Additional Information for the Transceiver PHY IP Core Alteration Communication Altera Corporation

UG-01080

Additional Information for the Transceiver PHY IP Core Altera Corporation Altera Corporation

Altera Corporation Additional Information for the Transceiver PHY IP Core

UG-01080

Analog Parameters Set Using QSF Assignment

Migrating from Stratix IV to Stratix V Devices

Additional Information for the Transceiver PHY IP Core Alteration Communication Altera Corporation

Arria V GZ Native PHY

Introduction

ι

Altera Corporation Additional Information for the Transceiver PHY IP Core

UG-01080 2020.06.02

XAUI PHY

Interlaken PHY

UG-01080 2020.06.02

Deterministic Latency PHY IP Core

Additional Information for the Transceiver PHY IP Core Altera Corporation Altera Corporation

Transceiver PHY Reset Controller

Custom

February 2012 1.5 **• Removed register definitions for Low Latency PHY.**

Altera Corporation Additional Information for the Transceiver PHY IP Core

Additional Information for the Transceiver PHY IP Core Alteration Communication Altera Corporation

Additional Information for the Transceiver PHY IP Core Alteration Communication Altera Corporation

Altera Corporation Additional Information for the Transceiver PHY IP Core

All Chapters

Getting Started

Interlaken PHY Transceiver

Custom PHY Transceiver

UG-01080 2020.06.02

Low Latency PHY Transceiver

Transceiver Reconfiguration Controller

Altera Corporation Additional Information for the Transceiver PHY IP Core

Additional Information for the Transceiver PHY IP Core Alteration Communication Altera Corporation

Low Latency PHY IP Core

Transceiver Reconfiguration Controller

How to Contact Altera

This section provides the contact information for Altera.

Table 22-1: Altera Contact Information

Related Information

- **www.altera.com/support**
- **www.altera.com/training**
- **www.altera.com/literature**

 $\frac{(25)}{(25)}$ You can also contact your local Altera sales office or sales representative.