NANALOG
DEVICES

Advanced Battery Management PMIC with Inductive Boost LED and Three LDO Regulators

Data Sheet **[ADP5350](http://www.analog.com/ADP5350?doc=ADP5350.pdf)**

FEATURES

- **Switching mode USB battery charger**
	- **High accuracy and programmable charge terminal voltage and charge current**
- **3 MHz buck for high efficiency and small footprint** Tolerant input voltage from −0.5 V to +20 V (USB V_{VBUSx}) **Power path control allows system to operate with dead or missing battery**
- **Compliant with JEITA charge temperature specification**
- **Voltage-based state of charge (SOC) calculation algorithm Extra low quiescent current in sleep mode**
	- **Battery impedance chemistry (Li-Ion) compensation Battery temperature compensation**
	- **No need for external sense resistor**
- **Boost regulator with 5-channel LED driver Support up to 4 LED in series or in parallel 5 independent programmable LED current sinks 64 programmable LED current levels (up to 20 mA) Programmable on and off timer for LED blinking Adaptive headroom control to maximize the efficiency**
- **Three 150 mA linear LDO regulators Ultralow IQ with zero load at 1 µA typical for LDO1 Optional load-switch full turn-on mode**
- **Full I2C programmability with dedicated interrupt pin**

APPLICATIONS

- **Rechargeable Li-Ion and Li-Ion polymer battery-powered devices**
- **Portable consumer devices Portable medical devices Portable instrumentation devices Wearable devices**

GENERAL DESCRIPTION

The [ADP5350,](http://www.analog.com/ADP5350?doc=adp5350.pdf) a power management IC (PMIC), combines one high performance buck regulator for single Li-Ion/Li-Ion polymer battery charging, a fuel gauge, a highly programmable boost regulator for LED backlight illumination, and three 150 mA LDO regulators.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) operates in trickle charge mode and in constant current (CC) and constant voltage (CV) fast charge mode. It features an internal field effect transistor (FET) that permits battery isolation on the system power side.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) fuel gauge is a space-saving and low current consuming solution. It is optimal for rechargeable Li-Ion batterypowered devices, and features a voltage-based, battery SOC measurement function.

Rev. B [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADP5350.pdf&product=ADP5350&rev=a)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) boost regulator operates at a 1.5 MHz switching frequency. It can be operated as a constant voltage regulator or as a supplemental constant current regulator for multiple LED backlight drivers.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) LED drivers can support a wide range of LED backlight configurations, either multiple LEDs in parallel or in series.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) low dropout (LDO) regulators are optimized to operate at low shutdown current and quiescent current to extend battery life. The device also operates as a load switch that can be fully turned off or on.

The I²C-compatible interface enables the programmability of all parameters, including status bit readback for operation monitoring and safety control.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) operates over the −40°C to +125°C junction temperature range and is available in a 32-lead, 5 mm \times 5 mm LFCSP package and a 32-ball, $3 \text{ mm} \times 3 \text{ mm}$ WLCSP package.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2017–2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

ADP5350

TABLE OF CONTENTS

REVISION HISTORY

11/2017-Rev. 0 to Rev. A

2/2017-Revision 0: Initial Version

DETAILED FUNCTIONAL BLOCK DIAGRAM

Figure 2. Detailed Functional Block Diagram

14797-022

14797-022

SPECIFICATIONS BATTERY CHARGER SPECIFICATIONS

 -40° C < T_J < 125°C, V_{VBUSx} = 5.0 V, R_{NTC} = 47 kΩ, V_{VIN4} = V_{VIN123} = V_{ISOS} = 3.6 V, C1 = 2.2 µF, C2 = 4.7 µF, C3 = 10 µF, C4 = 10 µF, C11 = 2.2 µF, $L1 = 1.5 \mu H$, all registers are at default values, unless otherwise noted.

Data Sheet **ADP5350**

¹ Specification is not production tested, but is supported by characterization data at initial product release.
² These values are programmable via the I²C interface. Values are given with default register values.

³ Guaranteed by design.

⁴ Typical temperature is the normal operation temperature.

BATTERY FUEL GAUGE SPECIFICATIONS

 $V_{VIN4} = V_{VIN123} = V_{ISOS} = 4.2 V, T_J = -40°C$ to +125°C for minimum/maximum specifications, and T_A = 25°C for typical specifications, unless otherwise noted

Table 2.

BOOST AND LED DRIVER SPECIFICATIONS

V_{VIN4} = V_{VIN123} = V_{ISOS} = 3.6 V, C9 = 4.7 μF, C10 = 4.7 μF, L2 = 4.7 μH, T_J = -40°C to +125°C for minimum/maximum specifications, and $T_A = 25^{\circ}$ C for typical specifications, unless otherwise noted.

1 Specification is not production tested, but is supported by characterization data at initial product release.

LDO SPECIFICATIONS

 $V_{VBUSx} = 5.0$ V, $V_{VIN4} = V_{VIN123} = V_{ISOS} = 3.6$ V, $C5 = C6 = C7 = C8 = 1 \mu$ F; $T_J = -40^{\circ}$ C to +125°C for minimum/maximum specifications, and $\mathrm{T_A}$ = 25°C for typical specifications, unless otherwise noted.

Data Sheet **ADP5350**

¹ Guaranteed by design.

RECOMMENDED INPUT AND OUTPUT CAPACITANCE AND INDUCTANCE SPECIFICATIONS

Table 5.

I 2 C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

Table 6.

¹ A master device must provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL. Se[e Figure 3,](#page-10-1) the I²C timing diagram.

Timing Diagram

l,

Figure 3. I2C Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 7.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment.

Careful attention to PCB thermal design is required. θ_{IA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{IC} is the junction to case thermal resistance.

Table 8. Thermal Resistance

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with nine thermal vias. See JEDEC JESD51.

Maximum Power Dissipation

The maximum safe power dissipation in th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) package is limited by the associated rise in junction temperature (T_J) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the [ADP5350.](http://www.analog.com/ADP5350?doc=adp5350.pdf) Exceeding a junction temperature of 175°C for an extended period of time can result in changes in the silicon devices that potentially cause failure.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. LFCSP Pin Configuration (Top View)

Figure 5. WLCSP Pin Configuration (Top View)

14797-105

Table 10. WLCSP Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{VBUSx} = 5.0$ V, $V_{VIN4} = V_{VIN123} = V_{ISOS} = 3.6$ V, $C_{BUS} = 2.2$ μ F, $C_3 = 10$ μ F, $C_4 = 10$ μ F, $C_{CFL1} = 4.7$ μ F, $L_{OUT1} = 1.5$ μ H, all registers are at default values, unless otherwise noted.

Figure 8. Shutdown Current vs. Temperature

Figure 9. High Voltage FET (HVFET) On Resistance vs. Temperature

Figure 10. System Voltage vs. Temperature

Figure 11. Efficiency vs. Ouptut Current (IOUT), Buck Regulator Efficiency

Data Sheet **ADP5350**

Figure 20. Boost Output Accuracy vs. Temperature, Vvouta = 5 V

Figure 21. LED Current Accuracy vs. Temperature

ADP5350 Data Sheet

Figure 24. LDO2/LDO3 Dropout Voltage vs. Load Current, LFCSP Package

Figure 25. LDO1 PSRR vs. Frequency, VVOUT1 = 3.3 V, VVIN123 = 3.6 V

Figure 26. LDO2 Power Supply Rejection Ratio (PSRR) vs. Frequency, VVOUT2 = 3.3 V, VIN123 = 3.6 V

Figure 27. LDO3 PSRR vs. Frequency, VVOUT3 = 3.3 V, VIN123 = 3.6 V

TYPICAL WAVEFORMS

Figure 29. VBUSx Disconnected from USB Power

Figure 30. Charger Start with EN_CHG Set High, ILIM = 500 mA, ICHG = 150 mA, VVBUSx = 5 V

Figure 31. Charger Stop with EN_CHG Set Low, ILIM = 500 mA, ICHG = 200 mA, $V_{VBUS} = 5 V$

Figure 32. Fast Charger Status, ICHG = 200 mA, VVBUSx = 5 V

Figure 33. V_{ISOS} Voltage Load Transient Response, V_{ISOS} = 4.3 V, V_{VBUSx} = 5 V,

Figure 34. Boost Voltage Soft Start, LED Mode; ILED1 = ILED2 = ILED3 = 10 mA

Figure 35. Boost Operation, LED Mode; ILED1 = ILED2 = ILED3 = 10 mA

Figure 36. LDO1 Output Soft Start, RLDO1 = 330 Ω

Figure 37. LDO1 Output Load Transient Response

Figure 39. LDO2 Output Load Transient Response

THEORY OF OPERATION **BATTERY CHARGER OVERVIEW**

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) integrates a fully I²C-programmable charger for single-cell Li-Ion or Li-Ion polymer batteries suitable for a wide range of portable applications.

[Figure 40](#page-20-2) shows the complete charge cycle of the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) when VBUSx is connected. The ISOS pin voltage remains at VISOS_TRK when the device is not charging or when it is in trickle charge mode. When the device begins a fast charge, the $V_{\rm ISOS}$ voltage follows the battery voltage until the charge is complete. The charge current keeps constant in CC mode and reduces to I_{END} in CV mode. When the battery voltage, V_{ISOB} , drops to V_{TRM} − VRCH, the charger resumes to charge until the charge completes.

The highly efficient switch dc-to-dc architecture enables higher charging currents as well as a lower temperature charging operation that results in faster charging times.

The charger of th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) operates from an input voltage from 4 V to 5.4 V but is tolerant of voltages of up to 20 V. This tolerance alleviates concerns about USB bus spiking during disconnection or connection.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) features an internal FET between the dc-to-dc charger output and the battery. This FET permits battery isolation and, therefore, system powering in a dead battery or no battery scenario, which allows immediate system function upon connection to a USB power supply.

The charger of the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) is fully compliant with the USB 3.0 specification and enables charging via the mini USB VBUSx pin from a wall charger, car charger, or USB host port. Based on the type of USB source, which is detected by an external USB detection device, th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) can be set to apply the correct current limit for optimal charging and USB compliance. The USB charger permits correct operation under all USB compliant sources, such as wall chargers, host chargers, hub chargers, and standard hosts and hubs.

A processor is able to control the USB charger using the $I²C$ to program the charging current and numerous other parameters, including

- Trickle charge current level and voltage threshold
- Fast charge (CC) current level
- Fast charge (CV) voltage level
- Fast charge safety timer period
- Watchdog safety timer parameters
- Weak battery threshold detection
- End of charge current level for charge complete
- Recharge threshold
- VBUSx input current limit
- Charge enable and disable

Figure 40[. ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) Battery Charging Profile

CHARGER MODES

Input Current Limit

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) features a programmable input current limit, from 100 mA to 1500 mA, via the ILIM[3:0] I²C bits, which ensures compatibility with the USB limits requirements listed in [Table 11.](#page-22-2) The current limit defaults to 100 mA to allow compatibility with a USB host or hub that is not configured. This input current limit resets to the 100 mA default value during every power cycle on VBUSx to protect the USB port.

When the input current limit feature is used, the available input current may be too low for the charger to meet the programmed charging current, I_{CHG}, and the rate of charge is reduced. In this case, the VBUS_ILIM flag is set.

When connecting an improper voltage level to VBUSx, the dcto-dc regulator shuts down, the ISOFET turns on, and the high voltage blocking part is in a state wherein it draws only 1.3 mA (typical) of current until V_{VBUSx} reaches the V_{VBUS_OV_FALL} level.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) always monitors the V_{VBUSx} voltage when there is a proper USB power connection. The VBUSOK bit, Bit 3 in Register 0x36, indicates whether the V_{VBUSx} voltage is within VVBUS_OV and VVBUSOK, which can be programmed to be masked to the PGOOD pin via the VBUSOK_MASK bit in Register 0x37.

The default setting of the VBUSOK_MASK is programmed via a factory fuse trim.

Trickle Charge Mode

A deeply discharged Li-Ion cell may exhibit a very low cell voltage, making it unsafe to charge the cell at high current rates. The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger uses a trickle charge mode to reset the battery pack protection circuit and lift the cell voltage to a safe level for fast charging. A cell with a voltage below $V_{TRK DEAD}$ is charged with the trickle mode current, ITRK DEAD. During trickle charge mode, the CHARGER_STATUS[3:0] bits are set.

During trickle charging, the ISOS node is regulated to V_{ISOS_TRK} by the dc-to-dc regulator and the battery isolation FET is off, which means the battery is isolated from the system power supply.

The enable of the trickle charging function is controlled via the I 2 C EN_TRK bit.

Trickle Charge Mode Timer

The duration of trickle charge mode is monitored to ensure the battery is revived from its deeply discharged state. If trickle charge mode runs for longer than 60 minutes without the cell voltage reaching V_{TRK_DEAD}, a fault condition is assumed and the charging stops. The battery isolation FET turns on and the dcto-dc regulator stops working. The fault condition is asserted in the CHARGER_STATUS register, allowing the user to initiate the fault recovery procedure specified in the [Fault Recovery](#page-33-1) section.

Weak Charge Mode (Constant Current)

When the battery voltage exceeds VTRK_DEAD but is less than VWEAK, the charger switches to weak charge mode and the ISOS node is regulated to V_{ISOS_FC} by turning on the battery isolation FET.

In weak charge mode, the battery charges with the programmed ICHG current from the ISOS node through the isolation FET and trickle charge current, ITRK_DEAD. Due to the VBUSx input current limit, the real ICHG charge current from the ISOS node may be less than the programmed value. The system load can also share the current from the ISOS node. However, the trickle charge current, ITRK_DEAD, remains on to charge the battery in weak charge mode.

Fast Charge Mode (Constant Current)

When the battery voltage exceeds VTRK_DEAD and VWEAK, the charger switches to fast charge mode, charging the battery with the constant current, I_{CHG}. During fast charge mode (CC), the CHARGER_STATUS[3:0] bits are set.

During CC mode, other features may prevent the current, ICHG, from reaching its full programmed value. Isothermal charging mode or input current limiting for USB compatibility may affect the value of I_{CHG} under certain operating conditions. The voltage on ISOS is regulated to stay at $V_{\text{ISOS_FC}}$ by the battery isolation FET when V_{ISOB} < V_{ISOS_FC}.

Fast Charge Mode (Constant Voltage)

As the battery charges, its voltage rises and approaches the termination voltage, V_{TRM} . Th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger monitors the voltage on the BSNS pin to determine when charging ends. However, the internal ESR of the battery pack combined with PCB and other parasitic series resistances creates a voltage drop between the sense point at the BSNS pin and the cell terminal itself. To compensate for this and ensure a fully charged cell, the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) enters a constant voltage charge mode when the BSNS voltage reaches the termination voltage. Th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) reduces charge current gradually as the cell continues to charge, maintaining a voltage of V_{TRM} on the BSNS pin. During fast charge mode (constant voltage), the CHARGER_STATUS[3:0] bits are set.

Fast Charge Mode Timer

The duration of fast charge mode is monitored to ensure that the battery is charging correctly. If the fast charge mode runs for longer than t_{CHG} without the voltage at the BSNS pin reaching VTRM, a fault condition is assumed and charging stops. The battery isolation FET remains on, and the dc-to-dc regulator shuts down. The fault condition is asserted on the CHARGER_STATUS register, allowing the user to initiate the fault recovery procedure specified in the [Fault Recovery](#page-33-1) section.

If the fast charge mode runs for longer than t $_{\text{CHG}}$, and V_TRM is reached on the BSNS pin but the charge current is not yet below IEND, charging stops by turning the battery isolation FET off, but the system voltage is maintained at VISOS_TRK by the dc-to-dc regulator. No fault condition is asserted in this circumstance, and th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) transitions to charge complete status.

Mode	Standard USB Limit	ADP5350 Function
USB 2.0	100 mA limit for standard USB host or hub	100 mA input current limit or ¹² C programmed value
	500 mA limit for standard USB host or hub	500 mA input current limit or ¹² C programmed value
USB 3.0	150 mA limit for super speed USB 3.0 host or hub	150 mA input current limit or ² C programmed value
	900 mA limit for super speed, high speed USB host or hub charger	900 mA input current limit or ¹² C programmed value
Dedicated Charger	1500 mA limit for dedicated charger or low/full speed USB host or hub charger	1500 mA input current limit or ² C programmed value

Table 11. Input Current Compatibility with Standard USB Limits

Watchdog Timer

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger features a programmable watchdog timer function to ensure charging is under the control of the processor. The watchdog timer starts running when the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger determines that the processor is operational, that is, when the processor sets the RESET_WD bit for the first time or when the battery voltage is greater than the weak battery threshold, VWEAK. When the watchdog timer triggers, it must be reset regularly within the watchdog timer period, twp.

If the watchdog timer expires without being reset while in charger mode, th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger assumes there is a software problem and triggers the safety timer, t_{SAFE}. For more information, see th[e Safety Timer](#page-22-3) section. Meanwhile, the ILIM current limit resets to the default value.

Safety Timer

If the watchdog timer (see th[e Watchdog Timer](#page-22-4) section for more information) expires while in charger mode, th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger initiates the safety timer, t_{SAFE} . Charging continues for a period of tsafe, and then stops. The battery isolation FET remains on while the dc-to-dc regulator shuts down. The CHARGER_ STATUS[3:0] bits are then set. Resetting the charger requires VBUSx to be powered down and powered up.

Charge Complete

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger monitors the charging current while in CV fast charge mode. If the current falls below IEND and remains below I_{END} for t_{END}, the charger is stopped by turning the battery isolation FET off, but the system voltage is maintained at VISOS_TRK by the dc-to-dc regulator and the CHDONE flag is set. If the charging current falls below I_{END} for less than t_{END} and then rises above I_{END} again, the t_{END} timer resets.

Recharge

After the detection of a complete charge, and the isolated FET turns off, the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger continues to monitor the BSNS pin. If the BSNS pin voltage falls below $V_{TRM} - V_{RCH}$, the charger reactivates charging. Under most circumstances, triggering the recharge threshold results in the charger entering fast charge constant current mode.

Battery Charging Enable/Disable

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charging function can be disabled by setting the I 2 C EN_CHG bit to low. If the I2 C EN_CHG bit is low, the dc-to-dc regulator is still on and regulates the ISOS voltage to

VISOS_TRK, the battery isolation FET turns off, and the dc-to-dc regulator provides the power for the system.

BATTERY ISOLATION FET

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger features an integrated battery isolation FET for power path control. The battery isolation FET isolates a deeply discharged Li-Ion cell from the system power supply in trickle charge mode and when charging is complete, thereby allowing the system to be powered from the VBUSx node.

When the VVBUSx voltage is below VVBUSOK_FALL, the battery isolation FET is in full conduction mode.

The battery isolation FET is off during trickle charge mode. When the battery voltage exceeds V_{TRK_DEAD} , the battery isolation FET switches to the system voltage regulation mode and the battery isolation FET maintains the VISOS_FC voltage on the ISOS pin. When the battery voltage exceeds $V_{\text{ISOS-FC}}$, the battery isolation FET is in full conduction mode.

The battery isolation FET supplements the battery to support high current functions on the system power supply.

When the voltage on ISOS drops below ISOB, the battery isolation FET enters full conduction mode.

When the voltage on ISOS rises above ISOB, the isolation FET enters regulating mode or full conduction mode, depending on the Li-Ion cell voltage and the dc-to-dc charger mode.

BATTERY DETECTION

Battery Level Detection

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger features a battery detection mechanism to detect an absent battery. The charger actively sinks and sources current into the ISOB/BSNS node when the enable charger and VVBUSX have reached the VVBUSOK_RISE level, and voltage vs. time is detected. The sink phase is used to detect a charged battery, whereas the source phase is used to detect a discharged battery.

The sink phase (se[e Figure 41\)](#page-23-1) sinks ISINK current from the ISOB and BSNS pin for a time, t_{BATOK} . If the BSNS pin is below V_{BATL} when the tBATOK timer expires, the charger assumes no battery is present or battery is shorted, and starts the source phase. If the BSNS exceeds the V_{BATL} voltage when the t_{BATOK} timer expires, the charger assumes the battery is present and begins a new charge cycle.

The source phase sources Isource current to ISOB or the BSNS pin for a time, t_{BATOK}. If the BSNS pin exceeds V_{BATH} before the

ADP5350 Data Sheet

t_{BATOK} timer expires, the charger assumes that no battery is present. If the BSNS does not exceed the VBATH voltage when the t_{BATOK} timer expires, the charger assumes that a battery is present, and begins a new charge cycle.

When th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) battery monitor is enabled and detects that the battery voltage is higher than V_{WEAK} , Bit 2 in Register 0x36, BATOK, asserts high. The PGOOD pin can be programmed to mask BATOK, which indicates whether the battery voltage is higher than V_{WEAK}.

Battery (ISOB) Short Detection

A battery short occurs under a damaged battery condition or when the battery protection circuitry is enabled.

After a source phase, if the voltage on ISOB or BSNS remains below VBATH, either the battery voltage is low or the battery node is shorted. When the battery voltage is low, trickle charge mode is initiated (see [Figure 42\)](#page-23-2). If the voltage on BSNS remains below VBAT_SHR after t_{BAT_SHR} has elapsed, th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) assumes that the battery node is shorted. A fault is declared on Register 0x0A, Bit 3.

The trickle charge branch is active during the battery short scenario, and trickle charge current to the battery is maintained until the 60 minutes of the trickle charge mode timer expires.

BATTERY TEMPERATURE

Battery Pack Thermistor Input

Th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger features battery pack temperature sensing that precludes charging when the battery pack temperature is outside the specified range. The THR pin provides an on and off switching current source, which must be connected directly to the battery pack thermistor, RNTC. The activation interval of the THR current source is 167 ms.

The battery pack temperature sensing can be controlled by I^2C using the conditions shown i[n Table 12.](#page-23-3) Note that the I²C register default setting for $EN_$ THR (Register 0x07) is 0 = temperature sensing off.

Table 12. THR Input Function

If the battery pack thermistor is not connected directly to the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) THR pin, connect a 47 kΩ (tolerance ±20%) dummy resistor between THR and AGND. Leaving the THR pin open results in a false detection of the battery temperature of <0°C and charging being disabled. Alternatively, select the temperature source from the I²C interface by setting Register 0x20, Bit 6.

Th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger suspends charging if the battery temperature is outside the range of less than 0°C or greater than 60°C. For temperatures greater than 0°C, and likewise for temperatures lower than 60°C, the THR_STATUS[2:0] bits are set accordingly. The ISOFET remains on while the dc-to-dc regulator shuts down.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger is designed for use with a negative temperature coefficient (NTC) thermistor in the battery pack with a nominal resistance value of 47 kΩ, 10 kΩ, or 100 kΩ at 25°C, which is selected via the I²C interface in Register 0x0C, Bit 4, and Register 0x3D, Bit 0. The temperature coefficient curve (beta) of R_{NTC} also can be fuse selected in the [ADP5350.](http://www.analog.com/ADP5350?doc=adp5350.pdf)

Battery Temperature from I2 C

If a microcontroller has another accuracy temperature sense in system, it can select the temperature source via the I²C setting and write the temperature value to the BAT_TEMP[5:0] bits. The I²C source battery temperature range is between -2°C and +61°C.

JEITA Li-Ion Battery Temperature Charging Specification

The charge of the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) is compliant with the JEITA Li-Ion battery charging temperature specifications, as shown in [Table](#page-24-0) 14.

The JEITA function is enabled via the I²C interface. When the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) detects a JEITA cool condition, charging current is reduced according to [Table 13.](#page-24-1)

When th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) identifies a hot or cold battery condition, the battery isolation FET turns on and the dc-to-dc regulator shuts down. In this condition, the battery provides the VISOS supply.

Table 14. JEITA Default Li-Ion Battery Charging Specifications

BATTERY CHARGER OPERATIONAL FLOWCHART

Figure 43[. ADP5350 C](http://www.analog.com/ADP5350?doc=adp5350.pdf)harger Operational Flowchart

BATTERY VOLTAGE-BASED FUEL GAUGE

Overview

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) Li-Ion battery fuel gauge is based on the voltage measurement with a 12-bit ADC. SOC is calculated with a battery model integrated in th[e ADP5350.](http://www.analog.com/ADP5350?doc=adp5350.pdf) Ten voltage values based on the battery characterization and the battery internal resistance at different temperatures must be written to the V_SOC_x register and RBAT_x register of th[e ADP5350 f](http://www.analog.com/ADP5350?doc=adp5350.pdf)or SOC calculation.

Operation Mode

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) fuel gauge, in shut down mode by default, provides extremely low standby current consumption from the battery. After the fuel gauge function is enabled, two operation modes can be selected: active mode and sleep mode. The fuel gauge operation mode is controlled by the $I²C$.

14797-026

In active mode, the battery SOC is updated every 1 sec by the sensed battery voltage, which achieves better accuracy and indicates the remaining battery capacity but consumes 160 μA

Data Sheet **ADP5350**

(typical) of operation current. In sleep mode, the battery SOC is updated every 5 min and the battery instant current (I_{INS}) is updated every 37.5 sec, which reduces the current to typically 4 µA (se[e Table 15\)](#page-26-0). Th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) automatically switches from sleep mode to active mode when the current through the isolation FET is higher than typically 35 mA. The system current must be less than 35 mA when switching to sleep mode. Depending on the system load, the mode can be switched to active mode to achieve better SOC accuracy.

Table 15. Fuel Gauge Operation Mode

Battery Voltage Compensation

The battery internal resistance impacts the accuracy of a traditional voltage-based SOC. A higher load current translates to a higher voltage drop (ΔV_{DROP}) over the internal resistance, R_{BAT} (see [Figure 44\)](#page-26-1).

Figure 44. Discharge Current Sensing Through Battery Isolation FET

14797-027

Th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) uses the battery isolation FET for battery discharge current sensing. The device senses the ISOS and ISOB node voltages to obtain the delta voltage. Divide the delta voltage by RDSON to achieve the discharge current, which can be used for SOC calculation compensation.

The voltage reading from the BSNS pin is compensated using the following equation and can be read in the VBAT_READ_H and VBAT_READ_L registers.

$$
V_{BAT} = V_{B S N S} + R_{BAT} \times I_{BAT}
$$

where:

 V_{BSNS} is the voltage on the BSNS pin. *RBAT* is the internal resistance of the battery. *IBAT* is the current through the battery.

When the battery is charging, I_{BAT} is the charging current.

During the battery discharges, IBAT is calculated by the voltage sense on the isolated FET.

The internal resistance of the battery has strong temperature dependency[. Figure](#page-26-2) 45 shows the internal resistance temperature coefficient using a 280 mAh, 3.7 V Li-Ion cell battery.

The $ADP5350$ contains I²C registers to calculate the R_{BAT} value, where the user can program the battery internal resistance characterized from the battery at certain temperatures. The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) uses this data to calculate the battery internal resistance at different temperatures.

It is strongly recommended to use the I 2 C bits, BAT_TEMP, to obtain an accurate battery temperature if the system has such temperature sense information. If using the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) internal sense circuitry as the temperature source, only four temperature levels for battery resistance compensation are available, which may cause errors in the SOC calculation relating to the battery resistance temperature coefficient.

Figure 45. RBAT Temperature Coefficient vs. Battery Temperature, Temperature Coefficient of the Li-Ion Battery, Relative to Battery R_{BAT} at 25°C

In addition, the internal resistance of the battery has a remaining capacity dependency, especially when the SOC is less than 20%. The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) allows the user to program different internal resistance coefficients when the SOC is in the 20% to 0% range during a discharge by programming the corresponding bits, K_RBAT_SOC (see [Figure 46\)](#page-26-3).

Figure 46.RBAT SOCCoefficient vs. Battery SOC, SOC Coefficient of the Li-Ion Battery, Relative to Battery R_{BAT} at 25[°]C

For some batteries, the internal resistance is different when the battery is in charge vs. discharge mode. Use the K_RBAT_ CHARGE bits to program the battery internal resistance coefficient when charging.

State of Charge Limit Filter

To avoid impacting SOC accuracy caused by the effects of a battery discharge and the instantaneous interference on the battery current sense, the [ADP5350 u](http://www.analog.com/ADP5350?doc=adp5350.pdf)ses filter limitation for delta SOC calculation of each step. The filter limitation can be selected from a 0.125 C rate to a 3 C rate via I²C programming, which is equal to or greater than real system current consumption (the C rate is the battery charge or discharge current rate over the battery capacity). For example, when the full system load is 60 mA with 300 mAh, and the discharge current rate is 0.2 C, the filter limitation can be programmed to 0.25 C using the FILTER_DISCHARGE bits.

When the fuel gauge is enabled, the SOC value is reset based on the current battery voltage and internal resister compensation, without any initial filter effects. Repeatedly disabling and enabling the fuel gauge or setting Register 0x25, Bit 7 to reset the SOC value during a battery discharge increases errors in SOC calculation. It is recommended that the SOC be reset only when there is no discharge current and the battery voltage is in a completely relaxed state; that is, the battery voltage is stable.

During sleep mode, the filter limitation is reduced because the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) outputs a low discharge current.

FLOWCHART OF SOC CALCULATION

Se[e Figure 47](#page-27-1) for a flowchart of the SOC calculation. Down_Lim is the delta SOC in each step when the SOC reduces. Up_Lim is the delta SOC in each step when the SOC increases.

Figure 47[. ADP5350 S](http://www.analog.com/ADP5350?doc=adp5350.pdf)OC Calculation Flowchart

BOOST AND WHITE LED DRIVERS

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) integrates a powerful 1.5 MHz frequency boost regulator with programmable LED control. Different LED configurations, like LEDs in parallel or LEDs in serial, are supported with careful design. Up to five LED strings are independently programmable up to 20 mA (typical) in 64 levels. All LED strings can be individually programmed or combined into a group to operate as the backlight LEDs or individual LED current sinks.

A full suite of safety features, including current-limit, overvoltage, LED open-circuit, and overtemperature protection, allows a robust and safe design. The integrated soft start limits inrush currents during start-up and restart attempts.

White LED Driver

White LEDs are common in backlighting the displays of modern portable devices. White LEDs require a high forward voltage, V_F (typically 3.3 V), before conducting current and emitting light. Display panels, depending on the size, can be backlit with multiple white LEDs in series or in parallel. The LEDs need a common current passing through all of them to achieve uniform brightness. The LED, however, must be biased with a voltage greater than the sum of each LED V_F voltage before it can conduct.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) integrates a 1.5 MHz boost regulator to power the LED bias voltage. If the LED forward voltage plus the current sink headroom voltage is higher than the battery voltage, the boost regulator turns on. If the battery voltage is higher than the sum of the LED forward voltage plus the required current sink headroom voltage, the boost regulator operates in passthrough mode.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) uses an integrated negative channel field effect transistor (NFET) low-side current regulator for accurate brightness control, with up to five channels of current sink.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) supports setting different LED currents for each LED string. Any mismatch in the forward voltage of the LEDs translates directly to lower efficiency, as well as lower accuracy of the current for the lower voltage LED string.

The boost regulator in the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) has two operation modes, LED operation mode and boost standalone operation mode, which can be selected via the I²C-compatible interface.

LED Operation Mode

When the boost regulator is required to provide a higher output voltage to the LED bias voltage, the boost regulator must be configured in LED operation mode by setting $BST_MODE = 0$ in the BST_CFG register.

In LED operation mode, the boost regulator provides the adaptive LED bias voltage with adaptive headroom regulation to optimize the system efficiency against LED forward voltage variation and aging. The boost regulator is attached to the LED current source control and, therefore, is automatically activated

by any active LED current source. The EN_BST bit is not effective in this mode.

Because the LED bias voltage may be coming from the battery system voltage instead of the boost output voltage (for example, LED indicators with relatively low forward voltage), those LEDs can be used in individual current sink channels by using the battery system voltage as the LED bias voltage. Use the BST_BL bit in the BST_CFG register to determine whether the bias voltage for individual current sink channels is coming from the boost regulator output or from the battery system voltage.

Write 0 to BST_BL to set the boost regulator to provide the bias voltage for all active LED channels. In this configuration, the boost regulator provides the adaptive headroom regulation according to all active LED current sources, including both backlight and individual current sinks.

Write 1 to BST_BL to set the boost regulator to provide the bias voltage only for the active LED backlight channels, excluding individual current sink. The bias voltage for an individual LED sink can be from the battery system voltage or from some other fixed rail; therefore, the headroom status in individual LED sinks does not affect the boost output regulation. BST_BL must be set to 1 when the indicator LED is connected to the battery system voltage instead of the boost output voltage; otherwise, the boost voltage may risk an overvoltage. The adaptive headroom control in the boost regulator may include individual LED channels whose bias voltage is not coming from the boost regulator.

The boost feedback pin (FB4 pin) is tied to ground in LED operation mode.

Boost Standalone Operation Mode

When the boost regulator is used to provide the fixed output voltage for other system uses, including organic light emitting diode (OLED) backlight, audio system, or other auxiliary circuitries, the boost regulator must be configured in standalone operation mode by setting BST_MODE = 1 in the BST_CFG register. It is recommended that total output power be limited below 800 mW when the boost peak current is set to 600 mA.

In standalone operation mode, the boost regulator provides the adjustable output voltage, VoUT4, configured by the external resistor divider.

 $V_{OUT4} = V_{FB4} \times (R_{FB1} + R_{FB2})/R_{FB2}$

The activation status of the boost regulator is determined by the EN_BST bit in the BST_CFG register. In boost standalone operation mode, all LED functions are turned off and not allowed.

In standalone operation mode, the boost feedback pin (FB4 pin) must be tied to the boost output through an external resistor divider.

[Figure 48](#page-29-0) shows the typical boost regulator diagram in standalone operation. [Table 16](#page-29-1) summarizes the difference between LED operation mode and standalone operation mode[. Table 16](#page-29-1) provides four programmable OVP thresholds according to the boost output voltage. The various OVP thresholds provide different internal compensation depending on the boost output voltage. It strongly recommended to select the proper OVP level related to the set output voltage.

Figure 48. Boost Regulator in Standalone Operation Mode

PGOOD Indicator of Boost Output

In boost standalone mode, the PGOOD pin can be programmed to indicate whether the boost PGOOD signal is output to the external PGOOD pin by setting the PG4_BST_MASK bit high in Register 0x37. The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) monitors the FB4 pin voltage, and asserts the PGOOD signal high when the FB4 pin voltage reaches up to 90% of the typical voltage with a typical 2 ms deglitch time. The PGOOD signal asserts low when the FB4 pin voltage drops to 86.5% of the typical voltage.

The boost output PGOOD status can be read via the I²C interface, Register 0x36, Bit 1.

Soft Start

The boost regulator in the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) includes soft start circuitry that ramps the output voltage in a controlled manner during startup, thereby limiting the inrush current of the battery. The soft start time is typically fixed at 1 ms for the boost regulator.

Backlight Current Settings

The backlight current setting is determined by a 6-bit code programmed by the user via the IBL_SET[5:0] bits. This 6-bit code allows the user to set the backlight to one of 64 levels between 0 mA and 20 mA.

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) uses a square law algorithm for the 64 levels, where the backlight current increases linearly for a corresponding increase of input code. The backlight current, in milliamperes (mA), is determined by the following equations:

$$
Backlight Current (mA) = \left(Code \times \frac{\sqrt{Full-Scale Current}}{63}\right)^2
$$

where:

Code is the input code programmed by the user. *Full-Scale Current* is the maximum sink current allowed (typically, 20 mA).

Figure 49. Backlight Current vs. Sink Current Code

Backlight Linear Fade In and Fade Out

When th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) operates in normal operation, the backlight can be turned on using the EN_BL bit. The backlight turns on when EN_BL = 1, and turns off when EN_BL = 0.

To prevent abrupt turn on and turn off of the backlight, the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) contains timers to facilitate smooth fading between the turn on and turn off states. Fading is implemented using the square law backlight code algorithm.

The BL_FI timer and BL_FO timer in the BL_FR register can be used for smooth fade in transitions from a low to high backlight setting. The BL_FI timer and BL_FO timer can be programmed to one of 15 settings ranging from 0.3 sec to 4.5 sec. The timer must be programmed before asserting EN_BL.

Data Sheet **ADP5350**

The time programmed in the BL_FI timer and BL_FO timer represents the time it takes the backlight current to go from 0 mA to 20 mA. Therefore, the fading time between intermediate settings is shorter. Smaller changes in current reduces the fade time. For square law fades, the fade time is given by

Fade Time = *Fade Rate* × (*Code*/63)

where the *Fade Rate* is as shown i[n Table 17.](#page-30-0)

Table 17. Available Fade In and Fade Out Times

Code	Fade Rate (sec)	
0000	Fade in or fade out disabled	
0001	0.3	
0010	0.6	
0101	0.9	
0110	1.2	
0111	2.1	
1000	2.4	
1001	2.7	
1010	3.0	
1011	3.3	
1100	3.6	
1101	3.9	
1110	4.2	
1111	4.5	

Backlight Fade Override

A fade override feature allows the BL_FI and BL_FO timers to be overridden when the EN_BL bit is reasserted during a fade in or fade out period and to set the backlight to its targeted current setting value immediately (se[e Figure 50\)](#page-30-1). Setting the FOVR bit to 1 in the BST_CFG register enables the backlight fade override feature.

Independent Sink Controls

The LED current sink in Channel 2 to Channel 5 can be configured to operate as either part of a grouped backlight, or to operate as an independent LED channel.

Setting BL $LEDx = 1$ configures the selected LED channel (Channel 2 to Channel 5) as the part of a grouped backlight. In this setting, the backlight current setting and on/off control in Channel 1 apply to the configured channel.

Setting BL_LEDx = 0 configures the selected LED channel (Channel 2 to Channel 5) as an independent current sink channel. Each channel current and on/off control are determined by independent register settings.

Individual LED Blinking Timer

The independent current sinks in Channel 3, Channel 4, and Channel 5 have additional timers to facilitate the blinking functions. The on timer and the off timer in the LEDx_BLINK register allow individual LED current sinks to be configured in various blinking modes. Blink mode can be activated by setting the off timers to any setting other than disabled. The blink mode setting has no effect if the channel is configured as part of a grouped backlight.

The fade in and fade out function is effective in blink mode but the fade override feature is not effective in blink mode. See [Figure 51](#page-30-2) for a timing diagram of LED blinking with fading.

Some applications (for example, red/green/blue (RGB) LEDs in blink mode) need the blinking timer to be in synchronization. If the blinking LEDs are enabled in the same I²C command, the rising time of the on timer for each blinking LED is synchronized.

Figure 51. LED Blinking with Fading

LEDs in Parallel

Different configurations, for example, LEDs in series or LEDs in parallel, can be supported by [ADP5350.](http://www.analog.com/ADP5350?doc=adp5350.pdf)

Figure 52. Thee LEDsin Parallel for Grouped Backlight and One LED Strip or Indicator

[Figure 52](#page-31-0) shows three LEDs in parallel (15 mA each), in grouped backlight configuration, connected to D1, D2, and D3, and one additional LED indicator (2 mA) connected to D5.

- 1. Configure the boost regulator as follows:
	- a. Set BST_MODE = 0 to configure the boost regulator in LED operation mode.
	- b. Set $BST_BL = 0$ to configure the boost regulator to provide the bias voltage to all current sink channels.
	- c. Set BST_OVP = 1 to configure the boost OVP threshold $= 5.6$ V.
- 2. Configure the grouped backlight as follows:
	- Set BL_LED2 = 1 and BL_LED3 = 1 to configure D1 to D3 as the grouped backlight.
	- b. Set IBL $[5:0] = 15$ mA for the LED grouped backlight current.
	- c. Set the BL_FI and BL_FO code for the fade in and fade out timer (if required).
	- d. Set $FOVR = 1$ to enable the fading overwritten feature (if required).
- 3. Configure the individual current sink as follows:
	- a. Set ILED5 = 2 mA for the D5 sink current.
	- b. Set the LED5_ON and LED5_OFF code for the blinking timer (if required).
- 4. Set $EN_BL = 1$ to enable the LED backlight.
- 5. Set EN_LED5 = 1 to enable the LED indicator.

Figure 53. Two LEDs in Parallel (30 mA each) for Grouped Backlight and One LED Strip or Indicator (2 mA)

[Figure 53](#page-31-1) shows two LEDs in parallel (30 mA each), in grouped backlight configuration, connected from D1 to D4, and one additional LED indicator (2 mA) connected to D5.

- 1. Configure the boost regulator as follows:
	- a. Set BST_MODE = 0 to configure the boost regulator in LED operation mode.
	- b. Set BST $B = 0$ to configure the boost regulator to provide the bias voltage to all current sink channels.
	- c. Set BST_OVP = 1 to configure the boost OVP threshold $= 5.6$ V. Set EN_BL bit $= 1$ to enable the LED backlight.
- 2. Configure the grouped backlight as follows:
	- Set BL_LED2 = 1, BL_LED3 = 1, and BL_LED4 = 1 to configure D1 to D4 as the grouped backlight.
	- b. Set IBL[5:0] = 15 mA for the LED grouped backlight current (two channels in parallel with 30 mA for each LED current).
	- c. Set the BL_FI and BL_FO code for the fade in and fade out timer (if required).
	- d. Set $FOVR = 1$ to enable the fading overwritten feature (if required).
- 3. Configure the individual current sink as follows:
	- a. Set ILED5 = 2 mA for the D5 sink current.
	- b. Set the LED5_ON and LED5_OFF code for the blinking timer (if required).
- 4. Set EN_BL = 1 to enable the LED backlight.
- 5. Set EN_LED5 = 1 to enable the LED indicator.

LED in Series

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) supports connecting LEDs in series (see [Figure 54 f](#page-32-1)or an example).

Figure 54. Four LEDs in Series (15 mA Each) for Grouped Backlight Connected to D1, and One LED Strip or Indicator (2 mA) in D5 with Connection to V_{ISOS} Rail

[Figure 54 s](#page-32-1)hows four LEDs in series (15 mA each), in grouped backlight configuration, connected to D1, and one additional LED indicator (2 mA) connected to D5 and the V_{ISOS} rail.

- 1. Configure the boost regulator as follows:
	- a. Set BST_MODE = 0 to configure the boost in LED operation mode.
	- b. Set BST $BL = 1$ to configure the boost to provide the bias voltage to the LED backlight only.
	- c. Set BST_OVP = 0 to configure the boost OVP threshold $= 18.5$ V.
- 2. Configure the grouped backlight as follows:
	- a. Set IBL $[5:0] = 15$ mA for the LED backlight current.
	- b. Set the BL_FI and BL_FO code for the fade in and fade out timer (if required).
	- c. Set FOVR = 1 to enable the fading overwritten feature (if required).
- 3. Configure the individual current sink as follows:
	- a. Set ILED5 = 2 mA for D5 sink current.
	- b. Set the LED5_ON and LED5_OFF code for the blinking timer (if required).
- 4. Set EN_BL = 1 to enable the LED backlight.
- 5. Set EN_LED5 = 1 to enable the LED indicator.

Boost Switching Frequency

The boost regulator of the [ADP5350 o](http://www.analog.com/ADP5350?doc=adp5350.pdf)perates in 1.5 MHz fixed switching frequency and it is synchronized with the switching frequency in battery charger.

Boost Current Limit

The boost regulator in the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) includes the peak currentlimit protection circuitry to limit the amount of positive current flowing through the battery to the output. Two current-limit thresholds (600 mA or 300 mA) can be selected using the BST_IPK bit. The programmable current-limit threshold feature allows the use of a small size inductor for low power applications.

As the battery discharges, the lower battery voltage results in higher peak current through the battery ESR, which may cause early shutdown of other devices on the battery. The programmable current threshold can be used to change the current limit according to different battery voltages.

Overvoltage Fault

The boost regulator contains OVP circuits to prevent damage if the V_{OUT4} voltage becomes excessive for any reason. To keep a safe output level, the integrated OVP circuit monitors the V_{OUT4} voltage. When the V_{OUT4} voltage exceeds the OVP rising threshold, the boost regulator stops switching, causing the output voltage to drop. When the VoUT4 voltage goes lower than the OVP falling threshold, the boot regulator begins switching, causing the output to rise. The overvoltage threshold is programmable (default of 18.5 V) in the BST_OVP register.

The overvoltage threshold level must be programmed according to the output voltage because the various OVP thresholds provide different internal compensation depending on the boost output voltage.

LED Open-Circuit Protection

The LED circuit contains a headroom control circuit to minimize power loss at each current source. Therefore, the minimum feedback voltage is achieved by regulating the output voltage of the boost regulator. If any LED string is opened during normal operation, the current source headroom voltage is pulled to AGND. In this condition, LED open-circuit protection activates when the voltage on the Dx pin is less than 200 mV and the V_{OUT4} voltage rises to the OVP level. If LED open-circuit protection is triggered, the open LED channel turns off while the other LED channel continues to work, and the LEDx_OPEN bit is set to 1 in the LED_STATUS register. The open LED channel remains disabled to ensure protection against a potential LED open circuit, until the processor clears the fault register by rewriting a 1 to the fault bit or the [ADP5350 i](http://www.analog.com/ADP5350?doc=adp5350.pdf)s power cycled.

When one channel is selected for independent LED operation and the bias voltage is separate from the LED backlight group (BST_BL = 1), the LED open-circuit protection has no effect on this channel due to the boost OVP never being detected on this channel.

LINEAR LOW DROPOUT (LDO) REGULATORS

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) integrates three LDO regulators. LDO1 is a low quiescent current LDO that can be used as a supply that is always on for the system. LDO2 and LDO3 are general-purpose LDO regulators.

All LDO input power rails are supplied from the VIN123 pin and share the input power of the control circuits with the VIN4 pin. Thus, the VIN123 pin must be tied to the VIN4 pin in all applications.

The LDO regulator operates with an input voltage range of 2.7 V to 5.5 V. The wide supply range makes the regulator suitable for cascading configurations where the LDO supply

voltage is provided from the system voltage. The LDO output voltage is set by the factory fuse or I^2C .

The LDO regulator provides a high power supply rejection ratio (PSRR), low output noise, and excellent line and load transient response with small 1 µF ceramic input and output capacitors.

The LDO1, LDO2, and LDO3 fixed output voltages are set by the factory fuse and include the following options: 1.0 V, 1.1 V, 1.2 V, 1.3 V, 1.4 V, 1.5 V, 1.8 V, 2.1 V, 2.3 V, 2.5 V, 2.85 V, 3.0 V, 3.15 V, 3.3 V, 3.6 V, and 4.2 V.

Load Switch Mode

All LDO regulators can be configured as a load switch via the I 2 C. The load switch allows power domain isolation and helps to extend the battery life.

LDO Output Discharge

Each LDO has an output discharge feature that can be selected by the I 2 C. When the output discharge feature is enabled, the selected LDO output connects the internal 500 Ω load to ground and pulls down the output voltage quickly when the LDO channel is disabled.

PGOOD Indicator of LDO1 Output

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) PGOOD pin can mask various power-good channels, including LDO1, the boost regulator, and VVBUSx by setting Register 0x37, Bit 0.

When the PGOOD pin masks the LDO1 power-good output and enables LDO1, the PGOOD pin indicates the LDO1 output voltage power-good signal, and asserts high when the VOUT1 pin voltage reaches up to 90% of the typical voltage with a typical 2 ms deglitch time. The PGOOD signal asserts low when the VOUT1 pin voltage drops to 86.5% of the typical voltage.

The default setting of the PG1_LDO1_MASK is a factory fuse trim that is programmable. The LDO1 power-good status can be read via the I 2 C interface, using Register 0x36, Bit 0.

THERMAL MANAGEMENT

Isothermal Charging and Thermal Early Warning

To assist with the thermal management of th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger, the battery charger provides an isothermal charging function. As the on-chip power dissipation and die temperature increase, the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger monitors the die temperature and limits the output current when the temperature reaches T_{SD_W} . The die temperature is maintained at T_{SD_W} through the control of the charging current into the battery. A reduction in power dissipation or ambient temperature may allow the charging current to return to its original value, and the die temperature subsequently drops below T_{SD_W} . During isothermal charging, the THERM_LIM flag is set to high.

The early warning bit is set if T_{SD_W} is exceeded. This warning bit allows the system to accommodate power consumption before thermal shutdown occurs.

Thermal Shutdown

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) switching charger features a thermal shutdown threshold detector. If the die temperature exceeds T_{SD} , the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger is disabled, and the TSD_140 bit is set. The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) charger can be reenabled when the die temperature drops below the T_{SD} falling limit and the TSD_140 bit is reset. To reset the TSD_140 bit, write to the I²C Fault Register 0x0A or cycle the power.

Fault Recovery

Before performing the following operation, it is important to ensure that the cause of the fault is rectified.

To reset the fault bits in the CHARGER_FAULT register, cycle the power on VBUSx or write the corresponding $I²C$ bit high.

I 2 C INTERFACE

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) includes an I²C-compatible serial interface to control the battery charging, fuel gauge, boost regulator, and LED driver, and to read back the system status.

I 2 C ADDRESSES

The I 2 C address can be factory programmable. The I 2 C address options help to avoid conflicts with other I^2C slave chipsets in the system. For alternative I 2 C chip address requirements, contact a local Analog Devices sales or distribution representative.

SDA AND SCL PINS

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) has two dedicated I²C interface pins, SDA and SCL. SDA is an open-drain line for receiving and transmitting data. SCL is an input line for receiving the clock signal. Pull up these pins to an external input/output supply using external resistors.

Serial data is transferred on the rising edge of SCL. The read data is generated at the SDA pin in read mode.

The subaddress content selects th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) registers to be written to first. The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) sends an acknowledgement to the master after the 8-bit data byte is written (see [Figure 55](#page-34-4) for an example of the I²C write sequence to a single register). The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) increments the subaddress automatically and starts receiving a data byte at the next register until the master sends an I²C stop as shown in Figure 56.

[Figure 57](#page-34-6) shows the I²C read sequence of a single register. The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) sends the data from the register denoted by the subaddress and increments the subaddress automatically, sending data from the next register until the master sends an I 2 C stop condition as shown in [Figure 58.](#page-34-7)

DEFAULT RESET

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) contains one write only register, DEFAULT_SET, to reset all registers to the factory default values.

Figure 58. I 2C Multiple Register Read Sequence

INTERRUPTS

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) provides an interrupt output (the INT pin) for fault conditions. During normal operation, when the $\overline{\text{INT}}$ pin is pulled high, use an external pull-up resistor. When a fault condition occurs, th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) pulls the $\overline{\text{INT}}$ pin low to alert the I²C host that a fault condition occurred.

Many different interrupt sources can trigger the INT pin. By default, no interrupt sources are configured. To select one or more interrupt sources to trigger the $\overline{\text{INT}}$ pin, set the appropriate bits to 1 in the CHARGER_INTERRUPT_ENABLE register and the BOOST_LDO_INTERRUPT_ENABLE register.

When the $\overline{\text{INT}}$ pin is triggered, one or more bits in the CHARGER_INTERRUPT_FLAG register and the BOOST LDO_INTERRUPT_FLAG register are set to 1. The fault condition that triggered the $\overline{\text{INT}}$ pin can be read from the CHARGER_INTERRUPT_FLAG register and the BOOST LDO_INTERRUPT_FLAG register.

To clear an interrupt, read the appropriate bit in the CHARGER_INTERRUPT_FLAG register and the BOOST_ LDO_INTERRUPT_FLAG register, or power cycle th[e ADP5350.](http://www.analog.com/ADP5350?doc=adp5350.pdf)

CONTROL REGISTER MAP

REGISTER BIT DESCRIPTIONS

Table 19. Manufacturer and Model ID, Register Address 0x00 Bit Descriptions

Table 20. Silicon Revision, Register Address 0x01 Bit Descriptions

Table 21. CHARGER_VBUS_ILIM, Register Address 0x02 Bit Descriptions

Table 22. CHARGER_TERMINATION_SETTINGS, Register Address 0x03 Bit Descriptions

ADP5350 Data Sheet

Table 23. CHARGER_CURRENT_SETTING, Register Address 0x04 Bit Descriptions

Data Sheet **ADP5350**

Table 24. CHARGER_VOLTAGE_THRESHOLD, Register Address 0x05 Bit Descriptions

Table 25. CHARGER_TIMER_SETTING, Register Address 0x06 Bit Descriptions

Table 26. CHARGER_FUNCTION_SETTING1, Register Address 0x07 Bit Descriptions

Table 27. CHARGER_STATUS1, Register Address 0x08 Bit Descriptions

Data Sheet **ADP5350**

Table 28. CHARGER_STATUS2, Register Address 0x09 Bit Descriptions

Table 29. CHARGER_FAULT, Register Address 0x0A Bit Descriptions1

¹ To reset the fault bits in the CHARGER_FAULT register, cycle the power on VBUSx, or read and then write the corresponding I²C bit high continuously.

Table 30. BATTERY_SHORT, Register Address 0x0B Bit Descriptions

ADP5350 Data Sheet

Table 31. BATTERY_THERMISTOR_CONTROL, Register Address 0x0C Bit Descriptions

¹ The BETA_NTC bits are trimmed by factory setting; writing these bits in the application is not recommended.

Table 32. V_SOC_0, Register Address 0x0D Bit Descriptions

Table 33. V_SOC_5, Register Address 0x0E Bit Descriptions

Table 34. V_SOC_11, Register Address 0x0F Bit Descriptions

Table 35. V_SOC_19, Register Address 0x10 Bit Descriptions

Table 36. V_SOC_28, Register Address 0x11 Bit Descriptions

Table 37. V_SOC_41, Register Address 0x12 Bit Descriptions

Table 38. V_SOC_55, Register Address 0x13 Bit Descriptions

Table 39. V_SOC_69, Register Address 0x14 Bit Descriptions

Table 40. V_SOC_84, Register Address 0x15 Bit Descriptions

Table 41. V_SOC_100, Register Address 0x16 Bit Descriptions

Table 42. FILTER_SETTING1, Register Address 0x17 Bit Descriptions

Table 43. FILTER_SETTING2, Register Address 0x18 Bit Descriptions

Table 44. RBAT_0, Register Address 0x19 Bit Descriptions

Table 45. RBAT_10, Register Address 0x1A Bit Descriptions

Table 46. RBAT_20, Register Address 0x1B Bit Descriptions

Table 47. RBAT_30, Register Address 0x1C Bit Descriptions

Table 48. RBAT_40, Register Address 0x1D Bit Descriptions

Table 49. RBAT_60, Register Address 0x1E Bit Descriptions

Table 50. K_RBAT_CHARGE, Register Address 0x1F Bit Descriptions

Table 51**. BAT_TEMP, Register Address 0x20 Bit Descriptions**

Table 52. BAT_SOC, Register Address 0x21 Bit Descriptions

Table 53. VBAT_READ_H, Register Address 0x22 Bit Descriptions

Table 54. VBAT_READ_L, Register Address 0x23 Bit Descriptions

Table 55. FUEL_GAUGE_MODE, Register Address 0x24 Bit Descriptions

Table 56. SOC_RESET, Register Address 0x25 Bit Descriptions

Table 57. BST_LED_CTRL, Register Address 0x26 Bit Descriptions

Data Sheet **ADP5350**

Table 58. BST_CFG, Register Address 0x27 Bit Descriptions

Table 61. ILED3_SET, Register Address 0x2A Bit Descriptions

Table 62. ILED4_SET, Register Address 0x2B Bit Descriptions

Table 63. ILED5_SET, Register Address 0x2C Bit Descriptions

Table 64. BL_FR, Register Address 0x2D Bit Descriptions

Table 65. LED3_BLINK, Register Address 0x2E Bit Descriptions

Rev. B | Page 51 of 63

ADP5350 Data Sheet

Table 66. LED4_Blink, Register Address 0x2F Bit Descriptions

Table 67. LED5_Blink, Register Address 0x30 Bit Descriptions

Table 68. LED_STATUS, Register Address 0x31 Bit Descriptions

¹ To reset any bit in this register, power cycle VBUSx or write the corresponding I²C bit high.

Table 69. LDO_CTRL, Register Address 0x32 Bit Descriptions

Table 70. LDO_CFG, Register Address 0x33 Bit Descriptions

ADP5350 Data Sheet

Table 71. VID_LDO12, Register Address 0x34 Bit Descriptions

Table 72. VID_LDO3, Register Address 0x35 Bit Descriptions

Table 73. PGOOD_STATUS, Register Address 0x36 Bit Descriptions

Table 74. PGOOD_MASK, Register Address 0x37 Bit Descriptions

¹ When the PGOOD pin is selected for PG1_LDO1_MASK, the [ADP5350](http://www.analog.com/adp5350?doc=adp5350.pdf) quiescent current increases to 4 µA typically.

Table 76. CHARGER_INTERRUPT_FLAG, Register Address 0x39 Bit Descriptions

¹ These bits reset to 0 automatically when read.

Table 77. BOOST_LDO_INTERRUPT_ENABLE, Register Address 0x3A Bit Descriptions

Table 78. BOOST_LDO_INTERRUPT_FLAG, Register Address 0x3B Bit Descriptions

¹ These bits reset to 0 automatically when read.

Table 79. DEFAULT_SET, Register Address 0x3C Bit Descriptions

Table 80. NTC47K_SET, Register Address 0x3D Bit Descriptions

APPLICATIONS INFORMATION **EXTERNAL COMPONENTS**

Buck Inductor Selection

The high switching frequency of the [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) buck converter allows the selection of small chip inductors. Suggested buck inductors are shown in [Table](#page-57-2) 81.

The peak-to-peak inductor current ripple, IRIPPLE, is calculated using the following equation:

$$
I_{RIPPLE} = \frac{V_{ISOS} \times (V_{ISOS} - V_{CFLI})}{V_{ISOS} \times f_{SW} \times L1}
$$

where:

VISOS is the ISOS node output voltage. *VCFL1* is the converter input voltage at the CFL1 node. *fsw* is the switching frequency. *L1* is the buck output inductor value.

The minimum dc current rating of the inductor must be greater than the inductor peak current. The inductor peak current, IPEAK, is calculated using the following equation:

$$
I_{PEAK} = I_{CHG} + I_{LOAD_MAX} + \frac{I_{RIPPLE}}{2}
$$

Inductor conduction losses are caused by the flow of current through the inductor, which has an associated internal dc resistance (DCR). Larger inductors have smaller DCR values, which may decrease inductor conduction losses. Inductor core losses are related to the magnetic permeability of the core material. Because the buck regulators are high switching frequency dc-to-dc converters, shielded ferrite core material is recommended for its low core losses and low electromagnetic interference (EMI).

Boost Inductor Selection

The inductor is an essential part of the boost switching regulator. It stores energy during the on time, and transfers that energy to the output through the output rectifier during the off time. Use inductance in the range of 2 μ H to 10 μ H. In general, lower inductance values have higher saturation current and lower series resistance for a given physical size. However, lower inductance results in higher peak current that can lead to reduced efficiency and greater input and/or output ripple and noise. Peak-to-peak inductor ripple current at close to 30% of

the maximum dc input current typically yields an optimal compromise. Suggested boost inductors are shown in [Table](#page-57-3) 82.

The input V_{IN4} and output V_{OUT4} voltages determine the switch duty cycle, which in turn determine the inductor ripple current. Calculate the inductor ripple current in a steady state using the following equation:

$$
I_{RIPPLE4}=\frac{V_{IN4}\times(V_{OUT4}-V_{IN4})}{V_{OUT4}\times f_{SW4}\times L2}
$$

Make sure that the peak inductor current, the maximum input current plus half the inductor ripple current is below the rated saturation current of the inductor. Likewise, make sure that the maximum rated rms current of the inductor is greater than the maximum dc input current to the regulator.

VBUSx Capacitor Selection

According to the USB 2.0 specification, USB peripherals have a detectable change in capacitance on VBUSx when VBUSx are attached. The peripheral device VBUSx bypass capacitance must be at least 1 μF but not larger than 10 μF. The combined capacitance for the VBUSx and CFL1 pins must not exceed 10 μF at any temperature or dc bias condition. Suggested VBUSx capacitors are shown in [Table](#page-58-0) 83.

CFL1 Capacitor Selection

The CFL1 pin serves th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) as the buck dc-to-dc regulator input capacitor. The rms current rating of the input capacitor current must be larger than the value calculated by the following equation:

$$
I_{C_RMS} = \left(I_{CHG} + I_{LOAD_MAX}\right) \sqrt{\frac{V_{ISOS} \times (V_{CFL1} - V_{ISOS})}{V_{CFL1}}}
$$

To minimize supply noise, place the input capacitor as close as possible to the CFL1 pin of the charger. As with the output capacitor, a low ESR capacitor is recommended.

The effective capacitance needed for stability, which includes temperature and dc bias effects, is a minimum of 2 µF and a maximum of 7 µF. A list of suggested capacitors is shown in [Table](#page-58-1) 84.

Table 81. Suggested Buck Inductors

Table 82. Suggested Boost Inductors

CFL2 Capacitor Selection

The CFL2 pin is the internal regulator output that provides the power supply for post stage control circuits, including the fuel gauge, boost LED, and LDOs. To ensure stable performance of the internal regulator, the recommended components for the CFL2 capacitor are given i[n Table](#page-58-2) 85.

ISOS and ISOB Capacitor Selection

Higher output capacitor values reduce the output voltage ripple and improve load transient response. When choosing this value, it is also important to account for the loss of capacitance due to output voltage dc bias.

To guarantee the performance of the charger in various operation modes, including trickle charge, CC charge, and CV charge, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.

The peak-to-peak output voltage ripple for the selected output capacitor and inductor values is calculated using the following equation:

$$
V_{RIPPLE} = \frac{I_{RIPPLE}}{8 \times f_{SW} \times C_{OUT}}
$$

Capacitors with lower effective series resistance (ESR) are preferable to guarantee low output voltage ripple, as shown in the following equation:

$$
ESR_{COUT} \leq \frac{V_{RIPPLE}}{I_{RIPPLE}}
$$

Table 83. Suggested VBUSx Capacitors

Table 85. Suggested CFL2 Capacitors

Table 86. Suggested ISOS and ISOB Capacitors

LDO Capacitor Selection

Connecting a 1 μF capacitor from VIN123 to AGND reduces the circuit sensitivity to the PCB layout, especially when long input traces or high source impedance are encountered.

Th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) is designed for operation with small, space-saving ceramic capacitors, but functions with most commonly used capacitors as long as care is taken with regard to the ESR value. The ESR of the output capacitor affects the stability of the LDO control loop. A minimum of 1 μF capacitance with an ESR of 1 Ω or less is recommended to ensure stability of th[e ADP5350.](http://www.analog.com/ADP5350?doc=adp5350.pdf) Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) to large changes in load current.

Table 87. Suggested LDO Capacitors

Boost Capacitor Selection

The [ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) requires input and output decoupling capacitors to supply transient currents while maintaining a constant input and output voltage. Use a low ESR input capacitor, 4.7 μF or greater, to prevent noise at the VIN4 node. Place the capacitor between the VIN4 pin and PGND4 as close to th[e ADP5350](http://www.analog.com/ADP5350?doc=adp5350.pdf) as possible. Ceramic capacitors are preferred because of their low ESR characteristics.

The output capacitor maintains the output voltage and supplies current to the load while the boost switch is on. The value and characteristics of the output capacitor greatly affect the output voltage ripple and stability of the regulator. Use a low ESR output capacitor; ceramic dielectric capacitors are preferred.

For very low ESR capacitors, such as ceramic capacitors, the ripple current due to the capacitance is calculated as follows. Because the capacitor discharges during the on time the charge removed from the capacitor is the load current multiplied by the on time. Choose the output capacitor based on the following equation:

$$
C_{OUT4} \ge \frac{I_{L2} \times (V_{OUT4} - V_{IN4})}{f_{SW4} \times V_{OUT4} \times V_{RIPPE4}}
$$

where:

IL2 is the average inductor current.

VRIPPLE4 is boost output voltage ripple.

Table 88. Suggested Boost Capacitors

PCB LAYOUT GUIDELINES

Poor layout can affec[t ADP5350 p](http://www.analog.com/ADP5350?doc=adp5350.pdf)erformance, causing EMI and electromagnetic compatibility (EMC) problems, ground bounce, and voltage losses. Poor layout can also affect regulation and stability. A good layout is implemented using the following guidelines:

- Place the decoupling capacitor, inductor, input capacitor, and output capacitor close to the IC.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise interference on sensitive circuit nodes.
- Use a dedicated trace to connect the BSNS pin to the battery pack output node for accurate sensing of the battery voltage.
- Use Size 0603 or Size 0402 resistors and capacitors to achieve the smallest possible footprint solution on boards where space is limited.

Figure 59. Recommended Layout

14797-044

4797-044

14797-045

14797-045

TYPICAL APPLICATION CIRCUITS

Figure 61. True Shutdown Standalone Boost for OLED Panel Application

AGND

FACTORY-PROGRAMMABLE OPTIONS

OUTLINE DIMENSIONS

ORDERING GUIDE

¹ Z = RoHS Compliant Part.

©2017–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D14797-0-5/18(B)

www.analog.com