

# Low-Power, High-Performance Audio DAC with Class H Headphone Drivers


### **System Features**

- Stereo headphone (HP) output with 114-dB dynamic range
  - Class H HP amplifier with four-level automatic or manual supply adjust
  - -98-dB THD+N into 30  $\Omega$  with 10-mW output power
  - 2 x 35 mW output power into 30  $\Omega$  with 0.018% THD+N
- Load detection
  - Headphone load detection of 15 or 30  $\Omega$
  - Line-level load (3 kΩ) with capacitance detection
- · Headphone insertion/removal detection with WAKE
- Audio serial port (ASP)
  - I<sup>2</sup>S (two channels) or TDM (up to four channels)
  - Slave or Hybrid-Master Mode (bit-clock slave and LRCK/FSYNC derived from bit clock)
  - Supports up to 32-bit audio
  - Sample rate support for 8 to 192 kHz
  - I<sup>2</sup>C control with interrupt output

- · Integrated fractional-N PLL
  - Increases system-clock flexibility for audio processing
  - Reference clock sourced from I<sup>2</sup>S/TDM bit clock
- Bypassable SRCs for maximum flexibility
- · Attenuation, mute, and volume controls for each output
- · Integrated power management
  - Digital core operates from either an external 1.2-V supply or LDO from a 1.8-V supply.
  - Step-down charge pump improves HP efficiency
  - Independent peripheral power-down controls
  - Standby operation from VP with all other supplies powered off
  - VP monitor to detect and report brownout conditions
  - Low-impedance switching suppresses ground-noise

### **Applications**

- · Ultrabooks, tablets, and smartphones
- · Digital headsets





### **General Description**

The CS43L36 is a low-power, high dynamic-range, stereo audio DAC with integrated I<sup>2</sup>S/I<sup>2</sup>C/TDM interfaces designed for portable applications. The CS43L36 features support for up to 32-bit audio inputs and includes bypassable SRCs.

The bypassable fractional-N PLL sourced from the ASP SCLK allows for maximum flexibility in any system.

There is independent attenuation on each input along with volume adjustment and mute control.

The CS43L36 is available in 49-ball WLCSP package and a 40-pin QFN package, both supporting an extended commercial operational temperature range of –40°C to +85°C.



## **Table of Contents**

1	Pin Assignments and Descriptions	4
	1.1 WLCSP Pin Out (Through-Package View)	4
	1.2 QFN Pin Out (Through-Package View)	5
	1.3 Pin Descriptions	5
_	1.3 Pin Descriptions	[
2	Typical Connections	. 10
	Typical Connections	. 11
3	Characteristics and Specifications Table 3-1. Parameter Definitions	. 12
	Table 3-1. Parameter Definitions	12
	Table 3-2. Recommended Operating Conditions	12
	Table 3-3. Absolute Maximum Ratings	12
	Table 3-4. Combined DAC Digital, On-Chip Analog, and HPOUTx	
	Filter Characteristics Table 3-5. DAC High-Pass Filter (HPF) Characteristics Table 3-6. SDIN to HPOUTx with SRC-Enabled Datapath	13
	Table 3-5. DAC High-Pass Filter (HPF) Characteristics	13
	Table 3-6. SDIN to HPOUTx with SRC-Enabled Datapath	
	Characteristics	13
	Table 3-7. Serial Data In-to-HPOUTx Characteristics	14
	Table 3-8. DC Characteristics	15
	Table 3-9. Power-Supply Rejection Ratio (PSRR) Characteristics	15
	Table 3-10. Power Consumption	16
	Table 3-11. Register Field Settings	16
	Table 3-12. Digital Audio Interface Timing Characteristics	17
	Table 3-13. I <sup>2</sup> C Slave Port Characteristics	17
	Table 3-14 Digital Interface Specifications and Characteristics	19
4	Functional Description	. 20
	Functional Description	. 21
	4.2 Analog Output	. 22
	4.2 Analog Output	. 23
	4.4 Clocking Architecture 4.5 Audio Serial Port (ASP) 4.6 Sample-Rate Converters (SRCs)	. 28
	4.5 Audio Serial Port (ASP)	. 34
	4.6 Sample-Rate Converters (SRCs)	. 40
	4./ Headset Interface	. 41
	4.8 Plug Presence Detect	. 41
	4.9 Power-Supply Considerations	. 43
	4.10 Control-Port Operation	. 45
	4.11 Reset	. 47
	4.12 Interrupts	. 47
	4.13 FILT+ Operation	. 48
5	4.13 FILT+ Operation System Applications	. 49
	5.1 Power-Up Sequence	. 49
	5.2 Power-Down Sequence	. 51
	5.3 Page 0x30 Read Sequence	. 52
	5.4 PLL Clocking	. 52
	5.4 PLĽ Clocking	. 52
6	Register Quick Reference	. 53
	6.1 Global Registers	. 53
	6.2 Power-Down and Headset-Detect Registers	. 54
	6.3 Clocking Registers	. 55
	6.4 Interrupt Registers	. 55
	6.5 Fractional-N PLL Registers	56
	6.6 HP Load Detect Registers 6.7 Headset Interface Registers	. 57
	6.7 Headset Interface Registers	. 57
	6.8 DAC Registers	. 58
	6.8 DAC Registers	. 58
	6.10 Class H Registers	. 58
	6.11 Mixer Volume Registers	. 58
	6.12 AudioPort Interface Registers	. 59
	6.13 SRC Registers	. 59
	6.14 Serial Port Receive Registers	59
	6.15 ID Registers	. 60
7	Register Descriptions	. 60
-	7.1 Global Registers	
	7.2 Power Down and Headset Detects	. 63
	7.3 Clocking Registers	
	7.4 Interrupt Registers	
	7.5 Fractional-N PLL Registers	. 72
	7.6 HP Load-Detect Registers	. 74
	7.7 Headset Interface Registers	. 74
	7.8 DAC Control Registers	. 76
	7.9 HP Control Register	. 77
	7.10 Class H Register	. 77
	7.11 Volume Control	
	7.12 AudioPort Interface Registers	. 78
	7.13 SRC Registers	
	- 3	

7.14 Serial Port Receive Registers	/
7.15 ID Registers	8
PCB Layout Considerations	8
8.1 Power Supply	8
8.2 Grounding	
8.3 QFN Thermal Pad	
Plots	
9.1 Digital Filter Response	8
0 Package Dimensions	
10.1 WLCSP Package Dimensions	
10.2 QFN Package Dimensions	
1 Thermal Characteristics	
2 Ordering Information	
3 References	
4 Revision History	



## 1 Pin Assignments and Descriptions

This section shows pin assignments and describes pin functions.

## 1.1 WLCSP Pin Out (Through-Package View)




Figure 1-1. WLCSP Pin Diagram (Through-Package View)



## 1.2 QFN Pin Out (Through-Package View)




Figure 1-2. QFN Pin Diagram

# 1.3 Pin Descriptions

Table 1-1. Pin Descriptions

Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection <sup>1</sup>	Driver	Receiver	State at Reset
					Headphone 베				
HS3_REF	G4	17	VP	I	Headset Connection Reference. Input to pseudodifferential HP output reference	_	_	_	Input
HS3	G2	20	VP	I	Headset Connections. Input to headset and mic-button detection functions	_	_	<del></del>	Input
HPOUTA HPOUTB	E5 G5	14 15	±VCP_ FILT	0	<b>Headphone Audio Output.</b> Ground-centered audio output.	_	_	<del></del>	_
HPSENSA HPSENSB	D5 F5	_	±VCP_ FILT	I	<b>Headphone Audio Sense Input.</b> Audio sense input. WLCSP package only	_	_	<del></del>	Input
TIP_SENSE	E4	16	VP	I	<b>Tip Sense.</b> Output can be set to wake the system. Independently configurable to be debounced on plug and unplug events.	_	Hi-Z	_	_



Table 1-1. Pin Descriptions (Cont.)

Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection <sup>1</sup>	Driver	Receiver	State at Reset
					Digital I/O				
AD0 AD1	C3 B2	27 26	VL	ı	I <sup>2</sup> C Address Input. Address pins for I <sup>2</sup> C Instance ID [1:0] input.	_	_	Hysteresis on CMOS input	Input
ASP_LRCK/ FSYNC	B5	35	VL	I/O	ASP Left/Right Clock or Frame Sync. Left or right word select, or frame start sync for the ASP interface.	_	CMOS output	Hysteresis on CMOS input	Input
ASP_SCLK	В4	34	VL	I	<b>ASP/ Serial Data Clock.</b> Serial data-shift clock for the ASP interface in I <sup>2</sup> S/TDM Mode. Source clock used for internal master clock generation.	_	_	Hysteresis on CMOS input	Input
ASP_SDIN	A5	36	VL	I/O	<b>ASP Serial Data Input.</b> Serial data input and output in serial data input for the ASP interface in I <sup>2</sup> S/TDM mode.	_	CMOS output	Hysteresis on CMOS input	Input
DIGLDO_PDN	D4	4	VP	I	<b>Digital LDO Power Down.</b> Digital core logic LDO power down.	_	_	Hysteresis on CMOS input	Input
ĪNT	В7	2	VP	0	Interrupt output. Programmable, open-drain, active-low programmable interrupt output.	_	CMOS open-drain output	<u> </u>	Output
RESET	C5	1	VP	I	Reset. Hardware reset.	_	_	Hysteresis on CMOS input	Input
SCL	A2	29	VL	I	I <sup>2</sup> C Clock. Clock input for the I <sup>2</sup> C interface.	_	_	Hysteresis on CMOS input	Input
SDA	A1	28	VL	I/O	I2C Input/Output. I2C input and output.	_	CMOS open-drain output	Hysteresis on CMOS input	Input
VL_SEL	C4	40	VP	I	VL Supply Voltage Select. Select for VL power supply voltage level. Connect to VP for 1.8-V VL supply, connect to GNDD for 1.2-V VL supply	_	_	Hysteresis on CMOS input	Input
WAKE	C6	3	VP	0	Wake up. Programmable, open-drain, active-low output. This outputs the state of the Mic S0 or HP wake detect.	_	Hi-Z, CMOS open-drain output	<u>-</u>	Output
					Charge Pump 🛑				
-VCP_FILT	G6	13	VCP/ VP <sup>2</sup>	0	<b>Inverting Charge Pump Filter Connection.</b> Power supply for the inverting charge pump that provides the negative rail for the HP amplifier.	_	_	_	_
+VCP_FILT	E6	10	VCP/ VP <sup>2</sup>	0	Step Down Charge Pump Filter Connection.  Power supply for the step down charge pump that provides the positive rail for the HP amplifier.	_	_		_
FLYC	F7	9	VCP/ VP <sup>2</sup>	0	Charge Pump Cap Common Node. Common positive node for the HP amplifiers' step-down and inverting charge pumps' flying capacitors.	_	_		_
FLYN	G7	11	VCP/ VP <sup>2</sup>	0	<b>Charge Pump Cap Negative Node.</b> Negative node for the inverting charge pump's flying capacitor.	_	_		
FLYP	E7	8	VCP/ VP <sup>2</sup>	0	Charge Pump Cap Positive Node. Positive node for HP amps' step-down charge pump's flying capacitor.		_	_	_
					Power				
FILT+	C1	24	VA	I	Positive Voltage Reference. Positive reference voltage for internal sampling circuits.	_	_	_	_
VA	B1	25	N/A	I	<b>Analog Power Supply.</b> Power supply for the internal analog section.	_		_	
VCP	D6	7	N/A	I	<b>Charge Pump Power.</b> Power supply for the internal HP amplifiers charge pump.	_	_	_	_
VD_FILT	A7	39	N/A	Ι	<b>1.2-V Digital Core Power Supply.</b> Power supply for internal digital logic.	_	_	_	_
VL	A3	31	N/A	Ī	I/O Power Supply. Power supply for external interface and internal digital logic.	_	_	_	_



Table 1-1.	Pin	<b>Descriptions</b>	(Cont.)
------------	-----	---------------------	---------

Pin Name	CSP Pin #	QFN Pin #	Power Supply	I/O	Pin Description	Internal Connection <sup>1</sup>	Driver	Receiver	State at Reset
VP	D7	6	N/A	I	<b>High Voltage Interface Supply.</b> Power supply for high voltage interface.	_	_	_	_
					Ground 🔘				
GNDA	C2	23	N/A	I	<b>Analog Ground.</b> Ground reference for the internal analog section.	_	_	_	_
GNDL	В3	30	N/A	I	<b>Digital Ground.</b> Ground reference for interface section.	_	_	_	_
GNDHS	G1	21	N/A	I	<b>Headset Ground.</b> Ground reference for the internal analog section.	_	_	_	_
GNDCP	F6	12	N/A	I	<b>Charge Pump Ground.</b> Ground reference for the internal HP amplifiers charge pump.	_	_	_	_
GNDD	В6	38	N/A	I	<b>Digital Ground.</b> Ground reference for the internal digital circuits.	_	_	_	_
					Test				
TSTI	C7	5	N/A	ı	Test input. Connect to GNDD	_	_	_	_
TSTI	D3	32	VL	ı	Test input. Connect to GNDD.	_	_		_
TSTI	D1, E1, E2, F1, F2, G3	_	VP	I	Test input. Connect to GNDA.	_	_	_	_
TSTI	D2	_	VA	I	Test input. Connect to GNDA.	_	_	_	_
TSTO	A4, A6	33,37	VL	0	Test output. No connection		_	_	_
TSTO	E3, F3, F4	18,19, 22	VP	0	Test output. No connection	_	_	_	_

<sup>1.</sup> There are no internal connections for the CS43L36.

## 1.4 Electrostatic Discharge (ESD) Protection Circuitry



ESD-sensitive device. The CS43L36 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.

Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GNDA) and the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.




Figure 1-3. Composite ESD Topology

<sup>2.</sup> The power supply is determined by ADPTPWR setting (see Section 7.10.1). VP is used if ADPTPWR = 001 (VP\_CP Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode).




Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

Table 1-2. ESD Domains

ESD	Signal Name	Topology
Domain	(See * in Topology Figures for Pad)	
	AD0 AD1 ASP_LRCK/FSYNC GNDL SCL SDA TSTO TSTO TSTI ASP_SCLK ASP_SCLK ASP_SDIN VD_FILT VL	Substrate (GNDA)
GNDA	VD_FILT GNDD TSTI	Substrate (GNDA)
VA/ GNDA	FILT+ GNDA TSTI VA	GNDA Substrate (GNDA)
VCP/ GNDA	VCP	Substrate (GNDA)



#### Table 1-2. ESD Domains (Cont.)



<sup>1.</sup> See Section 5.5 for additional information regarding VD\_FILT and VL.



## 2 Typical Connections




Figure 2-1. Typical Connection Diagram

#### Notes:

- 1. R<sub>P I</sub> and R<sub>P W</sub> values can be determined by the  $\overline{\text{INT}}$  and  $\overline{\text{WAKE}}$  pin specifications in Table 3-14.
- 2. HPSENSA and HPSENSB are supported only on the WLCSP package.
- 3. RP I2C values can be determined by the I2C pull-up resistance specification in Table 3-13.
- 4. The headphone amplifier's output power and distortion ratings use the nominal capacitances shown. Larger capacitance reduces ripple on the internal amplifiers' supplies and, in turn, reduces distortion at high-output power levels. Smaller capacitance may not reduce ripple enough to achieve output power and distortion ratings. Because actual values of typical X7R/X5R ceramic capacitors deviate from nominal values by a percentage specified in the manufacturer's data sheet, capacitors must be selected for minimum output power and maximum distortion required. Higher value capacitors than those shown may be used, however lower value capacitors must not (values can vary from the nominal by ±20%). See Section 2.1.2 for additional details.
- 5. Series resistance in the path of the power supplies must be avoided. Any voltage drop on VCP directly affects the negative charge-pump supply (–VCP\_FILT) and clips the audio output.
- 6. Lowering capacitance below the value shown affects PSRR, THD+N performance, and interchannel isolation and intermodulation.



## 2.1 Electromagnetic Compatibility (EMC) Circuitry

The circuit in Fig. 2-2 may be applied to signals not local to the CS43L36 (i.e., that traverse significant distances) for EMC.




Figure 2-2. Optional EMC Circuit

### 2.1.1 Low-Profile Charge-Pump Capacitors

In the typical connection for analog mics (Fig. 2-1), the recommended capacitor values for the charge-pump circuitry are 2.2 µF, rated as X7R/X5R or better. The following low-profile versions of these capacitors are suitable for the application:

- Description: 2.2 µF ±20%, 6.3 V, X5R, 0201
- Manufacturer, Part Number: Murata, GRM033R60J225ME47, nominal height = 0.3 mm
- Manufacturer, Part Number: AVX, 02016D225MAT2A, nominal height = 0.33 mm

**Note:** Although the 0201 capacitors described are suitable, larger capacitors such as 0402 or larger may provide acceptable performance.

### 2.1.2 Ceramic Capacitor Derating

Note 4 in Fig. 2-1 highlights that ceramic capacitor derating factors can significantly affect in-circuit capacitance values and, in turn, CS43L36 performance. Under typical conditions, numerous types and brands of large-value ceramic capacitors in small packages exhibit effective capacitances well below their ±20% tolerance, with some being derated by as much as –50%. These same capacitors, when tested by a multimeter, read much closer to their rated value. A similar derating effect has not been observed with tantalum capacitors.

The derating observed varied with manufacturer and physical size: Larger capacitors performed better, as did ones from Kemet Electronics Corp. and TDK Corp. of any size. This derating effect is described in data sheets and in applications notes from capacitor manufacturers. For instance, as DC and AC voltages are varied from the standard test points (applied DC and AC voltages for standard test points versus PSRR test are 0 and 1 V<sub>RMS</sub> @ 1 kHz versus 0.9 V and ~1 mV<sub>RMS</sub> @ 20 Hz–20 kHz), it is documented that the capacitances vary significantly.



## 3 Characteristics and Specifications

Table 3-1 defines parameters as they are characterized in this section.

#### **Table 3-1. Parameter Definitions**

Parameter	Definition
	The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. A signal-to-noise ratio measurement over the specified bandwidth made with a –60 dB signal; 60 dB is added to resulting measurement to refer the measurement to full scale. This technique ensures that distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17–1991, and the Electronic Industries Association of Japan, EIAJ CP–307. Dynamic range is expressed in decibel units.
Idle channel noise	The rms value of the signal with no input applied (properly back-terminated analog input, digital zero, or zero modulation input). Measured over the specified bandwidth.
Interchannel isolation	A measure of cross talk between the left and right channel pairs. Interchannel isolation is measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Interchannel isolation is expressed in decibel units.
Load resistance and capacitance	The recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. The load capacitance effectively moves the band-limiting pole of the amp in the output stage. Increasing load capacitance beyond the recommended value can cause the internal op-amp to become unstable.
Offset error	The deviation of the midscale transition (111111 to 000000) from the ideal.
Output offset voltage	The DC offset voltage present at the amplifier's output when its input signal is in a mute state. The offset exists due to CMOS process limitations and is proportional to analog volume settings. When measuring the offset out the headphone amplifier, the headphone amplifier is ON.
	The ratio of the rms sum of distortion and noise spectral components across the specified bandwidth (typically 20 Hz–20 kHz) relative to the rms value of the signal. THD+N is measured at –1 and –20 dBFS for the analog input and at 0 and –20 dB for the analog output, as suggested in AES17–1991 Annex A. THD+N is expressed in decibel units.

#### **Table 3-2. Recommended Operating Conditions**

Test conditions: GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground.

	Parameters	Symbol	Minimum	Maximum	Unit
DC power supply	Charge pump	VCP	1.66	1.94	V
	LDO regulator for digital <sup>1</sup> DIGLDO_PDN = 0 and VL_SEL = 0	VD_FILT	1.10	1.30	V
	Serial interface control port DIGLDO_PDN = 0 and VL_SEL = 0 VL_SEL = 1	VL VL	1.10 1.66	1.30 1.94	V
	Analog	VA	1.66	1.94	V
	Battery supply	VP	2.50 <sup>2</sup>	5.25	V
External voltag applied to pin <sup>3</sup>		V <sub>INHI</sub> Vvcpf Vvl Vva Vvp	-VCP_FILT -VCP_FILT 0 0 0	VP +VCP_FILT VL VA VP	V V V V
Ambient tempe	erature	T <sub>A</sub>	-40	+85	°C

**Note:** The device is fully functional and meets all parametric specifications in this section if operated within the specified conditions. Functionality and parametric performance is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

- 1.If DIGLDO PDN is deasserted, no external voltage must be applied to VD FILT.
- 2.Although device operation is guaranteed down to 2.5 V, device performance is guaranteed only down to 3.0 V. The following are affected when VP < 3.0 V: charge pump LDO, TIP\_SENSE threshold.
- 3. The maximum over/undervoltage is limited by the input current.
- 4. Table 1-1 lists the power supply domain in which each CS43L36 pin resides.
- 5.±VCP\_FILT is specified in Table 3-8.

#### Table 3-3. Absolute Maximum Ratings

Test conditions: GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground.

Parameters	Symbol	Minimum	Maximum	Unit
Charge pump, LDO, serial/control, analog (see Section 4.9)	VL, VA, VCP	-0.3	2.33	V
Digital core	VD_FILT	-0.3	1.55	V
Battery	VP	-0.3	6.3	V
	I <sub>in</sub>	_	±10	mA
Ambient operating temperature (power applied)				°C
	T <sub>stg</sub>	-65	+150	°C
	Charge pump, LDO, serial/control, analog (see Section 4.9) Digital core Battery e (power applied)	Charge pump, LDO, serial/control, analog (see Section 4.9) Digital core Battery  In  In  In  Ta  Tstg	Charge pump, LDO, serial/control, analog (see Section 4.9) VL, VA, VCP UD-FILT VP US	Charge pump, LDO, serial/control, analog (see Section 4.9)  Digital core Battery  VD_FILT  -0.3  1.55  -0.3  1in  ±10  e (power applied)  TA  -50  +115

**Caution:** Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 3-2, "Recommended Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



1. Any pin except supply pins. Transient currents of up to ±100 mA on analog input pins do not cause SCR latch-up.

#### Table 3-4. Combined DAC Digital, On-Chip Analog, and HPOUTx Filter Characteristics

Test conditions (unless specified otherwise): T<sub>A</sub> = +25°C; MCLK = 12 MHz, MCLK\_SRC\_SEL = 0, Fs<sub>INT</sub> = 48 kHz; path is internal routing engine to HPOUTx, analog and digital gains are all set to 0 dB; HPF disabled.

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Unit
Passband –0.05-dB corner	_	0.48	_	Fs <sub>INT</sub>
-3.0-dB corner	_	0.50	_	Fs <sub>INT</sub>
Passband ripple (0.417x10 <sup>-3</sup> Fs <sub>INT</sub> to 0.417 Fs <sub>INT</sub> ; normalized to 0.417x10 <sup>-3</sup> Fs <sub>INT</sub> )	-0.04	_	0.063	dB
Stopband attenuation (0.545 Fs <sub>INT</sub> to Fs <sub>INT</sub> )	60	_	_	dB
Total group delay <sup>2</sup>		5.35/Fs <sub>INT</sub>	_	s

<sup>1.</sup> Response scales with Fs<sub>INT</sub> (based on internal MCLK). Specifications are normalized to Fs<sub>INT</sub> and denormalized by multiplying by Fs<sub>INT</sub>.

#### Table 3-5. DAC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise) Analog and digital gains are all set to 0 dB; TA = +25°C.

Parameter <sup>1</sup>	Minimum	Typical	Maximum	Unit
Passband –0.05-dB corner	_	0.180x10 <sup>-3</sup>	_	Fs <sub>INT</sub>
-3.0-dB corner	_	19.5x10 <sup>-6</sup>	_	Fs <sub>INT</sub>
Passband ripple (0.417x10 <sup>-3</sup> Fs <sub>INT</sub> to 0.417 Fs <sub>INT</sub> ; normalized to 0.417 Fs <sub>INT</sub> )	_	_	0.01	dB
Phase deviation @ 0.453x10 <sup>-3</sup> Fs <sub>INT</sub>	_	2.45	_	0
Filter settling time <sup>2</sup>	_	24.5x10 <sup>3</sup> /Fs <sub>INT</sub>	1	S

<sup>1.</sup> Response scales with Fs<sub>INT</sub> (internal sample rate, based on MCLK). Specifications are normalized to Fs<sub>INT</sub> and are denormalized by multiplying by Fs<sub>INT</sub>.

#### Table 3-6. SDIN to HPOUTx with SRC-Enabled Datapath Characteristics

Test conditions (unless specified otherwise): LRCK =  $Fs_{INT}$  =  $Fs_{EXT}$  = 48 kHz; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to 0.417x10<sup>-3</sup>  $Fs_{EXT}$ ; entire path characteristics including serial port + SRC + DAC + HPOUT.

Parameters <sup>1</sup>	Minimum	Typical	Maximum	Unit
Passband –0.2-dB corner	_	0.463	_	Fs <sub>EXT</sub>
-3.0-dB corner		0.466	_	Fs <sub>EXT</sub>
Passband ripple (0.417x10 <sup>-3</sup> Fs <sub>EXT</sub> to 0.417 Fs <sub>EXT</sub> ; normalized to 0.417x10 <sup>-3</sup> Fs <sub>EXT</sub> )	-0.16	_	0.02	dB
Response at 0.5 Fs <sub>EXT</sub>	_	_	-54.9	dB
Stopband rejection from 0.480 Fs <sub>EXT</sub> to 0.524 Fs <sub>EXT</sub>	55	_	_	dB
Stopband rejection from 0.524 Fs <sub>EXT</sub> to 0.545 Fs <sub>EXT</sub>	39	_	_	dB
Stopband rejection from 0.545 Fs <sub>EXT</sub> to 3 Fs <sub>EXT</sub>	60	_	_	dB
Square wave overshoot	_	_	3.1	dB
Group delay, bark-weighted average	_	_	34/Fs <sub>EXT</sub>	S
Group delay $Fs_{EXT} \le 48 \text{ kHz}$	_	(15.8 ± 1.5)/Fs <sub>EXT</sub> + 10.3/Fs <sub>INT</sub>	_	S
$Fs_{EXT} \ge 88.2 \text{ kHz}$	_	$(20.1 \pm 1)/Fs_{EXT} + (11.6 \pm 0.5)/Fs_{INT}$	_	s
SRC disabled group delay <sup>2</sup>	_	(15±1)/Fs	_	S

<sup>1.</sup>Fs<sub>EXT</sub> is the external sample rate (LRCK/FSYNC frequency). Response scales with Fs<sub>EXT</sub>.

<sup>2.</sup>Informational only; group delay cannot be measured for this block by itself. An additional 5.5/Fs<sub>int</sub> group delay may be present through the serial ports and internal audio bus.

<sup>2.</sup> Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

<sup>2.</sup> This value varies by up to 1 Fs. If SRC is disabled, Fs =  $Fs_{OUT}$  =  $Fs_{IN}$ .




#### Table 3-7. Serial Data In-to-HPOUTx Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; input test signal is a 24-bit full-scale 997-Hz sine wave with 1 LSB of triangular PDF dither applied; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; parameters can vary with VA; typical performance data taken with VL = VA = 1.8 V, VP = 3.6 V; min/max performance data taken with VA = 1.66–1.94 V; VL = 1.8 V, VP = 3.6 V; VCP Mode;  $T_A = +25^{\circ}C$ ; measurement bandwidth is 20 Hz–20 kHz; ASP\_LRCK =  $F_{SINT} = 48$ -kHz mode; MCLK = 12 MHz, MCLK\_SRC\_SEL = 0; volume = 0 dB; FULL\_SCALE\_VOL = 0 (0dB); HP load:  $R_L = 30 \Omega$ ,  $R_L = 10 \Omega$ ,  $R_L = 10$ 

	Parameter <sup>1</sup>			Minimum	Typical	Maximum	Unit
$R_L = 3 k\Omega$	Dynamic range	18-24 bit	A-weighted		114	_	dB
VP_CP Mode	(defined in Table 3-1)		unweighted	105	111	_	dB
	THD+N <sup>2</sup> (defined in Table 3-1)	18–24 bit	0 dB		-90	-84	dB
			–20 dB		-83	_	dB
		40.1.9	−60 dB		-51	-48	dB
		16 bit	0 dB –20 dB		-88 -73	-82	dB
			-20 dB -60 dB		-73 -33	 _27	dB dB
	Idle channel noise (A-weighted)		_00 db		2.0	-21	μV
	Full-scale output voltage <sup>3</sup>			1.50•VA	1.58•VA	1.66•VA	V <sub>PP</sub>
R <sub>I</sub> = 30 Ω	Dynamic range (defined in Table 3-1)	18–24 bit	A-weighted	1.50°VA	114	1.00*VA	dB
VP CP Mode	Dynamic range (defined in Table 5-1)	10-24 DIL	unweighted	105	114	_	dВ
	THD+N <sup>2</sup> (defined in Table 3-1)		Pout = 10 mW	_	-98	_	dB
	(4564 142 6 .)		Pout = 35 mW		<b>-75</b>	-69	dB
	Full-scale output voltage <sup>3</sup>			1.50•VA	1.58•VA	1.66•VA	$V_{PP}$
	Output power <sup>2</sup>				35.0	_	mW
$R_L = 15 \Omega$	Dynamic range (defined in Table 3-1)	18-24 bit	A-weighted	102	108	_	dB
VCP Mode			unweighted	99	105	_	dB
(FULL_SCALE_	THD+N <sup>2</sup> (defined in Table 3-1)		Pout = 17.3 mW		-75	-69	dB
VOL = 1 [-6 dB])	Full-scale output voltage <sup>3</sup>			0.71•VA	0.79•VA	0.86•VA	$V_{PP}$
	Output power <sup>2</sup>				17.3	_	mW
$R_L = 15 \Omega$	Dynamic range	18–24 bit	A-weighted	102	108	_	dB
VP_CP Mode			unweighted	99	105	—	dB
Other characteristics	Interchannel isolation $^3$ (3 k $\Omega$ )		217 Hz	_	90	_	dB
(Table 3-1 gives			1 kHz		90	_	dB
parameter definitions.)			20 kHz		80	_	dB
	Interchannel isolation $^3$ (30 $\Omega$ )		217 Hz	_	90	_	dB
			1 kHz	_	90	_	dB
	Output offset voltage: mute <sup>3,4</sup> (ANA MUT	T v = 1 222 2 77	20 kHz ') HPOUTx		70 ±0.5	±1.0	dB mV
		<u>_x = 1, see p. 77</u>	<u>,                                      </u>			_	
	Output offset voltage 3,4		HPOUTx	— 45	±0.5	±2.5	mV
	Load resistance (R <sub>L</sub> )		Normal operation <sup>3</sup>	15	_	_	Ω
	Load capacitance (C <sub>L</sub> ) <sup>3,5</sup>		HPOUT_LOAD = 0 HPOUT_LOAD = 1	_ _		1 10	nF nF
	Turn-on time <sup>6</sup>	CI OV	V START EN = 000			25	
	rum-on ume ·	SLUV	V_31AK1_EN = 000	_	_	25	ms

<sup>1.</sup> One LSB of triangular PDF dither is added to data.

<sup>3.</sup>HP output test configuration. Symbolized component values are specified in the test conditions above.



<sup>4.</sup>Assumes no external impedance on HSx/HSx\_REF. External impedance on HSx/HSx\_REF affects the offset and step deviation. See Section 4.2.1. 5.Amplifier is guaranteed to be stable with either headphone load setting.

<sup>2.</sup>Because VCP settings lower than VA reduce the HP amplifier headroom, the specified THD+N performance at full-scale output voltage and power may not be achieved.

<sup>6.</sup> Turn-on time is measured from when the HP\_PDN = 0 ACK signal is received to when the signal appears on the HP output. In most cases, enabling the SRC increases the turn-on time and may exceed the maximum specified value.



#### Table 3-8. DC Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VCP = VA = 1.8 V, VP = 3.6 V; T<sub>A</sub> = +25°C.

	Parameters		Minimum	Typical	Maximum	Unit
VCP_FILT (No load	VP_CP Mode (ADPTPWR = 001)	+VCP_FILT		2.6	_	V
connected to HPOUTx.)		-VCP_FILT	_	-2.6	_	V
	VCP Mode (ADPTPWR = 010)	+VCP_FILT	_	VCP	_	V
		-VCP_FILT	_	-VCP	_	V
	VCP/2 Mode (ADPTPWR = 011)	+VCP_FILT		VCP/2	_	V
		-VCP_FILT	_	-VCP/2	_	V
	VCP/3 Mode (ADPTPWR = 100)	+VCP_FILT	_	VCP/3	_	V
		-VCP_FILT	_	-VCP/3	_	V
HS3 ground switch resista	ance (Typical values have ±25% tolerance.)		_	0.5	_	Ω
Other DC filter	FILT+ voltage		_	VA	_	V
	HP output current limiter on threshold. See Section 4.3.4. 1		80	115	160	mΑ
	VD_FILT and VL power-on reset threshold (V <sub>POR</sub> )	Up	_	0.777	_	V
		Down	_	0.628	_	V
HPOUT pull-down	HPOUT_PULLDOWN = 000	00–0111, 1100	_	0.9	_	kΩ
resistance 2,3	HPOUT_PULLI			9.3	_	kΩ
	HPOUT_PULLI	DOWN = 1010	_	5.8	_	kΩ


<sup>1.</sup> The HP output current limiter threshold spec is valid only while the Class H rails are in VCP Mode.

### Table 3-9. Power-Supply Rejection Ratio (PSRR) Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = 1.8 V, VP = 3.6 V; T<sub>A</sub> = +25°C.

Parameters 1		Minimum	Typical	Maximum	Unit
HPOUTx (-6-dB analog gain)	217 Hz	_	75	_	dB
PSRR with 100-mVpp signal AC coupled to VA supply <sup>2</sup>	1 kHz	_	75	_	dB
	20 kHz	—	70	_	dB
HPOUTx (-6-dB analog gain)	217 Hz	_	85	_	dB
PSRR with 100-mVpp signal AC-coupled to VCP supply <sup>2</sup>	1 kHz	_	85	_	dB
	20 kHz	—	65	_	dB
HPOUTx (0-dB analog gain)	217 Hz	_	80	_	dB
PSRR with 100-mVpp signal AC coupled to VP supply	1 kHz	_	80	_	dB
	20 kHz	_	60	_	dB

<sup>1.</sup>PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.



2. No load connected to any analog outputs.

<sup>2.</sup> Typical values have ±20% tolerance.

<sup>3.</sup> Clamp is disabled (HPOUT CLAMP = 1) and channel is powered down (HPOUT PDN = 1).




#### Table 3-10. Power Consumption

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VL = 1.8 V;  $\overline{DIGLDO\_PDN}$  is deasserted; VP = 3.6 V;  $T_A$  = +25°C; ASP\_LRCK = 48-kHz Mode;  $F_{SINT}$  = 48 kHz; SCLK = 12 MHz, MCLK\_SRC\_SEL = 0; volume= 0 dB;  $F_{SINT}$  = 40 kHz; or independent of the fields are set to defaults; no signal on any input; control port inactive; input clock/data are held low when not required; test load is  $R_L$  = 30  $\Omega$  and  $R_L$  = 1 nF for HPOUTx; measured values include currents consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., HPOUTx); see Fig. 3-1.

	1190 (1290)		ClassH	Typical Current (μA)				Total Power	
			Mode	i <sub>VA</sub>	i <sub>VCP</sub>	i <sub>VL</sub>	i <sub>VP</sub>	(μW)	
1	Α	Off <sup>1</sup>		_	0	0	0	3.1	11.16
2	Α	Standby <sup>2,3</sup>		_	0	0	0	20	72.0
3	Α	Standby (RCO Mode) 4,5			0	0	343	31	729
4	Α	Playback	Stereo HPOUT (no signal, HPOUT_LOAD = 0)	VCP/3	1413	1204	858	58	6464
	В		Stereo HPOUT (0.1 mW, HPOUT_LOAD = 0)	VCP/3	1441	2336	965	58	8744

- 1. Off configuration: Clock/data lines held low; RESET = LOW; VA = VL = VCP = 0 V; VP = 3.6 V.
- 2.Standby configuration: Clock/data lines held low; VA = VL = VCP = 0 V; VP = 3.6 V; M HP WAKE = 0 (unmasked).
- 3.SCLK PRESENT = 1.
- 4.SCLK PRESENT = 0 (RCO clocking).
- 5. Standby configuration (RCO clocking): Clock/data lines held low; VA = 0 V; VL = 1.8 V, VCP = 0 V, VP = 3.6 V; M\_HP\_WAKE = 0 (unmasked).



**Note:** The current draw on the VA, VCP, and VL power supply pins is derived from the measured voltage drop across a 10- $\Omega$  series resistor between the associated supply source and each voltage supply pin. Given the larger currents that are possible on the VP supply, an ammeter is used for the measurement.

Figure 3-1. Power Consumption Test Configuration

Table 3-11. Register Field Settings

				Register Fields and S	ettings
	lse ises	PDN_ALL	ASP_DAI_PDN	HP_PDN	Class H Mode p. 23
1	Α		_	_	_
2	Α	1	_	_	_
3	Α	1	_	_	_
4	Α	0	0	0	VCP/3
	В	0	0	0	VCP/3




#### Table 3-12. Digital Audio Interface Timing Characteristics

Test conditions (unless specified otherwise): GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; values are for both VL = 1.2 and 1.8 V; inputs: Logic 0 = GNDL = 0 V, Logic 1 = VL;  $T_A$  = +25°C;  $C_{LOAD}$  = 30 pF (for VL = 1.2 V) and 60 pF (for VL = 1.8 V); input timings are measured at  $V_{IL}$  and  $V_{IH}$  thresholds; output timings are measured at  $V_{OL}$  and  $V_{OH}$  thresholds (see Table 3-14); ASP\_TX\_HIZ\_DLY = 00.

	Parameters 1,2,3	Symbol	Minimum	Typical	Maximum	Unit
_	CLK frequency <sup>4</sup>	f <sub>SCLK</sub>	0.973 [5]	_	25.81	MHz
	igh period <sup>4</sup>	t <sub>HI:SCLK</sub>	18.5		_	ns
	ow period <sup>4</sup>	t <sub>LO:SCLK</sub>	18.5	_	_	ns
	uty cycle <sup>4</sup>	_	45	_	55	%
1	FSYNC/LRCK frame rate	_	0.99		1.01	Fs
Master	LRCK duty cycle	_	45	_	55	%
Mode	FSYNC high period <sup>6</sup>	t <sub>HI:FSYNC</sub>	1/f <sub>SCLK</sub>	_	(n-1)/f <sub>SCLK</sub>	S
	FSYNC/LRCK delay time after SCLK launching edge <sup>7</sup> VL = 1.8 V	t <sub>D:CLK-LRCK</sub>	0	_	15	ns
	VL = 1.2 V		0		17	ns
	SDIN setup time before SCLK latching edge <sup>7</sup>	t <sub>SU:SDI</sub>	10	_	_	ns
	SDIN hold time after SCLK latching edge <sup>7</sup>	t <sub>H:SDI</sub>	5	_	_	ns
Slave	FSYNC/LRCK frame rate	_	0.99	_	1.01	Fs
Mode	FSYNC/LRCK duty cycle	_	45		55	%
	FSYNC/LRCK setup time before SCLK latching edge <sup>7</sup>	tsu:LRCK	10	_	_	ns
	FSYNC/LRCK hold time after SCLK latching edge <sup>7</sup>	t <sub>H:LRCK</sub>	5		_	ns
	SDIN hold time after SCLK latching edge <sup>7</sup>	t <sub>H:SDI</sub>	5	_	_	ns
	FSYNC/LRCK duty cycle	_	45		55	%

1. Output clock frequencies follow SCLK frequency proportionally. Deviation of the bit-clock source from nominal supported rates is directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of SCLK becomes a +100-ppm offset in MCLK and LRCK).



- 4.SCLK is mastered from an external device. The external device is expected to maintain SCLK timing specifications.
- 5. SCLK operation below 2.8224 MHz may result in degraded performance.
- 6.Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK\_HI is set to 511 SCLK periods and LRCK period is set to 512 SCLK periods.
- 7. Data is latched on the rising or falling edge of SCLK, as determined by ASP\_SCPOL\_IN\_x and ASP\_FSD (See Section 7.3.6 and Section 7.3.7).

### Table 3-13. I<sup>2</sup>C Slave Port Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; min/max performance data taken with VL = 1.66-1.94 V (VL\_SEL = VP) or VL = 1.1-1.3 V (VL\_SEL = GNDD); inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL;  $T_A$  =  $+25^{\circ}$ C; SDA load capacitance equal to maximum value of  $C_B$  = 400 pF; minimum SDA pull-up resistance,  $R_{P(min)}$ . Table 3-1 describes some parameters in detail. All specifications are valid for the signals at the pins of the CS43L36 with the specified load capacitance.

Parameter <sup>2</sup>		Symbol <sup>3</sup>	Minimum	Maximum	Unit
SCL clock frequency		f <sub>SCL</sub>	_	1000	kHz
Clock low time		$t_{LOW}$	500	_	ns
Clock high time		t <sub>HIGH</sub>	260	_	ns
Start condition hold time (before first clock pulse)		t <sub>HDST</sub>	260	_	ns
Setup time for repeated start		t <sub>sust</sub>	260	_	ns
Rise time of SCL and SDA	Standard Mode	t <sub>RC</sub>	_	1000	ns
	Fast Mode		_	300	ns
	Fast Mode Plus		_	120	ns




### Table 3-13. I<sup>2</sup>C Slave Port Characteristics (Cont.)

Test conditions (unless specified otherwise): Fig. 2-1 shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; min/max performance data taken with VL = 1.66–1.94 V (VL\_SEL = VP) or VL = 1.1–1.3 V (VL\_SEL = GNDD); inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL;  $T_A = +25^{\circ}C$ ; SDA load capacitance equal to maximum value of  $C_B = 400$  pF; minimum SDA pull-up resistance,  $R_{P(min)}$ . Table 3-1 describes some parameters in detail. All specifications are valid for the signals at the pins of the CS43L36 with the specified load capacitance.

Parameter <sup>2</sup>		Symbol <sup>3</sup>	Minimum	Maximum	Unit
Fall time of SCL and SDA	Standard Mode	t <sub>FC</sub>	_	300	ns
	Fast Mode		_	300	ns
	Fast Mode Plus		_	120	ns
Setup time for stop condition		t <sub>SUSP</sub>	260	_	ns
SDA setup time to SCL rising		t <sub>SUD</sub>	50	_	ns
SDA input hold time from SCL falling <sup>4</sup>		t <sub>HDDI</sub>	0	_	ns
Output data valid (Data/Ack) <sup>5</sup>	Standard Mode	$t_{VDDO}$	_	3450	ns
	Fast Mode		_	900	ns
	Fast Mode Plus		_	450	ns
Bus free time between transmissions		t <sub>BUF</sub>	500	_	ns
SDA bus capacitance	Fast Mode Plus	C <sub>B</sub>	_	550	pF
	Standard Mode, Fast Mode		_	400	рF
SCL/SDA pull-up resistance 1	VL = 1.2 V	$R_P$	200	_	Ω
	VL = 1.8 V		250	_	Ω
Switching time between RCO and PLL or SCLK <sup>6</sup>		_	150	_	μs

- 1. The minimum R<sub>P</sub> value (see Fig. 2-1) is determined by using the maximum VL level, the minimum sink current strength of its respective output, and the maximum low-level output voltage, V<sub>OL</sub>. The maximum R<sub>P</sub> value may be determined by how fast its associated signal must transition (e.g., the lower the R<sub>P</sub> value, the faster the I<sup>2</sup>C bus can operate for a given bus load capacitance). See the I<sup>2</sup>C bus specification referenced in Section 13.
- 2.All timing is relative to thresholds specified in Table 3-14,  $V_{IL}$  and  $V_{IH}$  for input signals, and  $V_{OL}$  and  $V_{OH}$  for output signals.
- 3.I2C control-port timing



- 4.Data must be held long enough to bridge the SCL transition time, t<sub>F</sub>.
- 5. Time from falling edge of SCL until data output is valid.
- 6. The switch between RCO and either SCLK or PLL occurs upon setting/clearing SCLK\_PRESENT (see p. 64) and sending the I<sup>2</sup>C stop condition. An SCLK\_PRESENT transition (0 to 1 or 1 to 0) starts a switch between RCO and the selected SCLK or PLL. An I<sup>2</sup>C stop condition is sent, after which a wait time of at least 150 µs is required before the next I<sup>2</sup>C transaction can begin using the newly selected clock.




### Table 3-14. Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): Fig. 2-1 shows CS43L36 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; parameters can vary with VL and VP; min/max performance data taken with VCP = VA = 1.8 V, VD\_FILT = 1.2 V; VP = 3.0–5.25 V; VL = 1.66–1.94 V (VL\_SEL = VP) or VL = 1.1–1.3 V (VL\_SEL = GNDD); T<sub>A</sub> = +25°C; C<sub>L</sub> = 60 pF.

Parameter:	s 1	Symbol	Min	Max	Unit
Input leakage current 2,3	ASP_LRCK/FSYNC ASP SCLK,ASP SDIN	I <sub>in</sub>	_	±4 ±3	μA μA
	TIP_SENSE		_	±100	nA
	<u>SDA, SCL</u> INT, WAKE, RESET		_	±100 ±100	nA
Internal weak pull-down	INT, WARE, RESET		550	2450	nA kΩ
Input capacitance <sup>2</sup>			330	10	pF
INT or WAKE current sink (V <sub>OL</sub> = 0.3 V maximum)		_	825	_	μA
VL Logic (non-l <sup>2</sup> C)	High-level output voltage (I <sub>OH</sub> = –100 μA) Low-level output voltage High-level input voltage Low-level input voltage	V <sub>OH</sub> V <sub>OL</sub> V <sub>IH</sub> V <sub>IL</sub>	0.9*VL — 0.7*VL —	0.1*VL — 0.3*VL	V V V
VL Logic (I <sup>2</sup> C only)	Low-level output voltage High-level input voltage Low-level input voltage Hysteresis voltage	V <sub>OL</sub> V <sub>IH</sub> V <sub>IL</sub> V <sub>HYS</sub>	0.7*VL — 0.05*VL	0.2*VL — 0.3*VL —	V V V
VP Logic (excluding TIP_SENSE)	Low-level output voltage High-level input voltage Low-level input voltage	V <sub>OL</sub> V <sub>IH</sub> V <sub>IL</sub>	0.9 —	0.2 — 0.2	V V V
TIP_SENSE 4	High-level input voltage Low-level input voltage	V <sub>IH</sub> V <sub>IL</sub>	0.87*VP —	 2.0	V
TIP_SENSE current to –VCP_FILT 4	TIP_SENSE_CTRL = 11 (Short-Detect Mode)	I <sub>TIP_SENSE</sub>	1.00	2.91	μΑ

- 1. See Table 1-1 for serial and control-port power rails.
- 2. Specification is per pin. The CS43L36 is not a low-leakage device, per the MIPI Specification. See Section 13.
- 3. Includes current through internal pull-up or pull-down resistors on pin.
- 4.TIP\_SENSE input circuit. This circuit allows the TIP\_SENSE signal to go as low as –VCP\_FILT and as high as VP. Section 4.8.2 provides configuration details.





## 4 Functional Description

This section provides a general description of the CS43L36 architecture and detailed functional descriptions of the various blocks that make up the CS43L36. Fig. 4-1 shows the flow of signals through the CS43L36 and gives links to detailed descriptions of the respective sections.




Figure 4-1. Overview of Signal Flow

The CS43L36 is an ultralow-power stereo DAC. The DAC feeds a stereo pseudodifferential output amplifier. The converters operate at a low oversampling ratio, maximizing power savings while maintaining high performance.

The serial data interface ports operate either at standard audio-sample rates as timing slaves or in Hybrid-Master Mode as a bit-clock slave generating LRCK internally. An onboard fractional-N PLL can be used to generate the internal-core timing  $(MCLK_{INT})$  if the SCLK source is not one of the following rates (where N = 2 or 4):

- N x 5.6448 or 6.1440 MHz
- USB rates (N x 6 MHz)

The CS43L36 significantly reduces overall power consumption, with a very low-voltage digital core and with low-voltage Class H amplifiers (powered from an integrated LDO regulator and a step-down/inverting charge pump, respectively). The CS43L36 comprises the following subblocks:

- Volume control, described in Section 4.1, uses selectable attenuation to provide relative volume control and to avoid clipping.
- Analog outputs. The analog output block, described in Section 4.2, includes separate pseudodifferential headphone
  Class H amplifiers. An on-chip step-down/inverting charge pump creates a positive and negative voltage equal to the
  input or to either one-half or one-third of the input supply for the amplifiers, allowing an adaptable, full-scale output
  swing centered around ground. The resulting internal amplifier supply can be ±VCP/3, ±VCP/2, ±VCP, or ±2.5 V.

The inverting architecture eliminates the need for large DC-blocking capacitors and allows the amplifier to deliver more power to HP loads at lower supply voltages. The step-down architecture allows the amplifier's power supply to adapt to the required output signal. This adaptive power-supply scheme converts traditional Class AB amplifiers into more power-efficient Class H amplifiers.



- Class H amplifier. The HP output amplifiers, described in Section 4.3, use a patented Cirrus Logic four-mode
  Class H technology that maintains high performance and maximizes operating efficiency of a typical Class AB
  amplifier.
- Clocking architecture. Described in Section 4.4, the clock for the device can be supplied internally from an
  integrated fractional-N PLL using ASP\_SCLK/ as the source clock or the internal PLL can be bypassed and derived
  directly from the input pin.
- Serial port. The CS43L36 TDM/I2S (ASP) port is a highly configurable serial port. See Section 4.5.
   The ASP can operate in TDM Mode, which includes full-duplex communication, flexible data structuring via control port registers, clock slave mode, and higher bandwidth, enabling more data to be transferred to and from the device.
- Sample-rate converters (SRCs). SRCs, described in Section 4.6, are used to bridge different sample rates at the serial ports within the digital-processing core. SRCs can be bypassed.
- Headset interface. This interface is described in Section 4.7.
- Power management. Several control registers provide independent power-down control of the analog and digital sections of the CS43L36, allowing operation in select applications with minimal power consumption. Power management considerations are described in Section 4.9.
- Control-port operation. The control port, described in Section 4.10, provides access to the registers for configuring the DAC. The control port operation may be completely asynchronous with respect to the audio sample rates. To avoid potential interference problems, control-port data pins must remain static if no operation is required.
- Resets. Section 4.11 describes the reset options—power-on reset (POR), asserting and RESET.
- Interrupts. The CS43L36 includes an open-drain interrupt output, INT. Interrupt mask registers control whether an event associated with an interrupt status/mask bit pair triggers the assertion of INT. See Section 4.12.

Note that the following terms are used interchangeably in this document:

- ASP RX, DAI0, and DAC input

## 4.1 Digital Volume Control

The internal stereo volume control is shown in Fig. 4-2. Each input can be attenuated via CHx\_VOLy. Outputs are available as a source for the DACs.




Figure 4-2. Digital Volume Control Subblocks

### 4.1.1 Attenuation Values

The volume control contains programmable attenuation blocks that are configured as described in the CHx\_VOLy field descriptions in Section 7.11.1—Section 7.11.2. For all settings except 0 dB, attenuation on the mixer input includes an offset that increases as attenuation increases, as follows:

- For commonly used -6n dB ( $n = \{1, 2, \text{ etc.}\}$ ) attenuation settings, the offset rounds the attenuation exactly to the desired  $1/2^n$  factor (e.g., 20Log(1/2) = 6.021 dB, not 6.000 dB).
- For attenuation settings other than –6*n* dB, the always positive offset provides slightly more attenuation, giving enough margin to avoid mixer clipping.



## 4.2 Analog Output

This section describes the headphone (HP) outputs. The CS43L36 provides an analog output that is fed from the mixer. Fig. 4-3 shows the general flow of the analog outputs.




Figure 4-3. Analog-Output Signal Flow

The output path is sourced directly from the digital volume control output. The playback path uses advanced analog and digital signal-processing techniques to adapt to the input signal content and enhance dynamic range and power consumption of the playback path. The HP output must be muted before changing the state of FULL\_SCALE\_VOL (see p. 77), which sets the maximum HPOUT output voltage. See Table 3-7. HP outputs are muted by ANA\_MUTE\_B and ANA\_MUTE\_A (see p. 77).

Fig. 4-4 is an op-amp-level schematic for the analog output flow.




Figure 4-4. Op-Amp-Level Schematic—Analog Outputs

### 4.2.1 Pseudodifferential Outputs

The analog output amplifiers use a pseudodifferential output topology that allows the amplifier to monitor the ground potential at the load through the reference pins (HSx\_REF). Minimize the impedance from the CS43L36 reference pin to the load ground (typically the connector ground). Impedance in this path affects analog output attenuation as well as the common-mode rejection of the output amplifier, which affects output offset and step deviation.

### 4.2.2 Output Load Detection

The CS43L36 can distinguish between the following output loads:

- $R_1 = 15, 30, \text{ or } 3 \text{ k}\Omega$
- C<sub>L</sub> < ~2 nF (low capacitance); C<sub>L</sub> > ~2 nF (high capacitance)

Note: Channels A and B must have matching loads, although load detection is performed using Channel A.

Before output load detection is initiated, the following steps must be performed:

1. HS-type information must be determined to run a headset load-detection sequence, as described in Section 4.8.



- 2. Power down the HP block: HP\_PDN = 1 (see p. 63).
- 3. Mute the analog outputs: ANA MUTE B = ANA MUTE A = 1 (see p. 77).
- Disable the DAC high-pass filter: DAC\_HPF\_EN = 0 (see p. 77).
   Note: Restore the previous setup after detection completes.
- 5. Set LATCH\_TO\_VP (see p. 75).
- 6. Set ADPTPWR = 100 (see p. 77).
- 7. Set the analog soft-ramp rate (ASR\_RATE = 0111; see p. 61).
- 8. Set the digital soft-ramp rate (DSR\_RATE = 0001; see p. 61).
- 9. After load detection completes, ASR\_RATE, DSR\_RATE, ADPTPWR, and DAC\_HPF\_EN must be restored to their previous values. See Section 4.3 for details.

After an HP-detect event, if HP\_LD\_EN is set (see p. 74), the CS43L36 proceeds to detect the resistance and capacitance of the output load. A 24-kHz tone is output on HPOUTA, and HS3 is measured using an internal resistor bank as a reference.

RLA\_STAT (see p. 74) reports resistance-detection results for Channel A as follows:

- 00: 15 Ω
- 01: 30 Ω
- 10: 3 kΩ
- 11: Reserved

If the typical output resistance of less than ~300  $\Omega$  is indicated, a low-capacitance load is assumed. If the resistance is greater than 300  $\Omega$ , capacitance detection proceeds. After the detection sequence completes, HPLOAD\_DET\_DONE (see p. 74) is set. The results of capacitor detection is reported in CLA\_STAT (see p. 74). This result can be used to program the value in HPOUT\_LOAD(see p. 76), which determines the compensation of the headphone amplifier.

#### Notes:

- The HP path must be powered down before updating the HPOUT LOAD setting and repowered afterwards.
- Low capacitance results were determined with C<sub>1</sub> = 1 nF; high capacitance results were determined with C<sub>1</sub> = 10 nF.

### 4.2.3 Slow Start Control

Volume control, DAC, and HP soft ramping is enabled through SLOW\_START\_EN (p. 62). If SLOW\_START\_EN = 111, changes to DAC/HP volumes are applied slowly by stepping through each volume-control setting with a delay between steps equal to an integer number of Fs periods. The delay between steps, which can vary from 1/Fs to 72/Fs periods, is set via DSR\_RATE and ASR\_RATE (see p. 61).

If ramping is disabled, changes occur immediately with the clock edge.

## 4.3 Class H Amplifier

Fig. 4-5 shows the Class H operation.




Figure 4-5. Class H Operation



The CS43L36 HP output amplifiers use a Cirrus Logic four-mode Class H technology, which maximizes operating efficiency of the typical Class AB amplifier while maintaining high performance. In a Class H amplifier design, the rail voltages supplied to the amplifier vary with the needs of the music passage being amplified. This conserves energy during low-power passages and when the program material is played back at low volume.

The internal charge pump, which creates the rail voltages for the HP amplifiers, is the central component of the four-mode Class H technology. The charge pump receives its input voltage from the voltage present on either the VCP or VP pin. From this voltage, the charge pump generates the differential rail voltages supplied to the amplifier output stages. The charge pump can supply four sets of differential rail voltages: ±2.5, ±VCP, ±VCP/2, and ±VCP/3.

Table 4-1 shows the nominal signal- and volume-level ranges if the amplifier is set to the adapt-to-signal mode explained in Section 4.3.1. In addition to adapting to the input signal, the Class H control is capable of monitoring the internal headphone amplifier supply to allow more efficient, load-dependent, automatic Smart Class H Mode selection. In fixed modes, if the signal level exceeds the maximum value of the indicated range, clipping can occur.

	Load	Mode	Class H Supply Voltage	Signal Layel Banga 1234
Resistance	Capacitance	Wiode	Class-H Supply Voltage	Signal-Level Range 1,2,3,4
15 Ω	1 nF	0	±2.5 V	≥ –8 dB
		1	± VCP	−9 to −14 dB
		2	± VCP/2	−15 to −20 dB
		3	± VCP/3	≤ –21 dB
	10 nF	0	±2.5 V	≥ –9 dB
		1	± VCP	−10 to −14 dB
		2	± VCP/2	−15 to −19 dB
		3	± VCP/3	≤ –20 dB
30 Ω	1 or 10 nF	0	±2.5 V	≥ –4 dB
		1	± VCP	−5 to −11 dB
		2	± VCP/2	−12 to −16 dB
		3	± VCP/3	≤ –17 dB
3 kΩ	1 or 10 nF	0	±2.5 V	≥ –1 dB
		1	± VCP	−2 to −8 dB
		2	± VCP/2	−9 to −13 dB
		3	± VCP/3	≤ –14 dB

Table 4-1. Class H Supply Modes

### 4.3.1 Power Control Options

This section describes the supported types of operation: standard Class AB and adapt to signal. The set of rail voltages supplied to the amplifier output stages depends on the ADPTPWR setting, as described in Section 7.10.1.

### 4.3.1.1 Standard Class AB Operation (ADPTPWR = 001, 010, 011, or 100)

If ADPTPWR is set to 001, 010, 011, or 100, the rail voltages supplied to the amplifiers are held to ±2.5, ±VCP, ±VCP/2, or ±VCP/3, respectively. For these settings, the rail voltages supplied to the output stages are held constant, regardless of the signal level. In these settings, the CS43L36 amplifiers operate in a traditional Class AB configuration.

#### 4.3.1.2 Adapt-to-Output Signal (ADPTPWR = 111)

If ADPTPWR = 111, the rail voltage sent to the amplifiers is based only on whether the signal sent to the amplifiers would cause the amplifiers to clip when operating on the lower set of rail voltages at certain threshold values.

- If clipping can occur, the control logic instructs the charge pump to provide the next higher set of rail voltages.
- If clipping could not occur, the control logic instructs the charge pump to provide the lower set of rail voltages, eliminating the need to advise the CS43L36 of volume settings external to the device.

<sup>1.</sup> In Adapt-to-Signal Mode, volume level ranges are approximations but are within -0.5 dB from the values shown.

<sup>2.</sup> Relative to digital full scale with FULL SCALE VOL set to 0 dB.

<sup>3.</sup> In fixed modes, clipping occurs if the signal level exceeds the maximum of this range due to setting the amplifier's supply too low.

<sup>4.</sup> To optimize efficiency, smart Class H thresholds automatically vary based on load conditions.



### 4.3.2 Power-Supply Transitions

Charge-pump transitions from the lower to the higher set of rail voltages occur on the next FLYN/FLYP clock cycle. Despite the system's fast response time, the VCP\_FILT pin's capacitive elements prevent rail voltages from changing instantly. Instead, the rail voltages ramp from the lower to the higher supply, based on the time constant created by the output impedance of the charge pump and the capacitor on the VCP\_FILT pin (the transition time is approximately 20 µs).

Fig. 4-6 shows Class H supply switching. During this transition, a high dV/dt transient on the inputs may briefly clip the outputs before the rail voltages charge to the full higher supply level. This transitory clipping has been found to be inaudible in listening tests.




Figure 4-6. VCP\_FILT Transitions—Headphone Output

When the charge pump transitions from the higher to the lower set of rail voltages, there is a 5.5-s delay before the charge pump supplies the lower rail voltages to the amplifiers. This hysteresis ensures that the charge pump does not toggle between the two rail voltages as signals approach the clip threshold. It also prevents clipping in the instance of repetitive high-level transients in the input signal. Fig. 4-7 shows this transitional behavior.






Figure 4-7. VCP\_FILT Hysteresis—Headphone Output

### 4.3.3 Efficiency

As discussed in previous sections, amplifiers internal to the CS43L36 operate from one of four sets of rail voltages, based on the needs of the signal being amplified. Fig. 4-8 and Fig. 4-9 show power curves for all modes of operation and provides details regarding the power supplied to 15- and  $30-\Omega$  stereo loads versus the power drawn from the supply for each Class H mode.

If rail voltages are set to  $\pm 2.5$  V, the amplifiers operate in their least efficient mode for low-level signals. If they are held at  $\pm$ VCP,  $\pm$ VCP/2, or  $\pm$ VCP/3, amplifiers operate more efficiently, but are clipped if required to amplify a full-scale signal.

The adapt-to-signal trace shows the benefit of four-mode Class H operation. At lower output levels, amplifier output is represented by the  $\pm$ VCP/3 or  $\pm$ VCP/2 curve, depending on the signal level. At higher output levels, amplifier output is represented by the  $\pm$ VCP or  $\pm$ 2.5-V curve. The duration for which the amplifiers operate within any of the four curves ( $\pm$ VCP/3,  $\pm$ VCP, or  $\pm$ 2.5 V) depends on both the content and the output level of the material being amplified. The highest efficiency operation results from maintaining an output level that is close to, without exceeding, the clip threshold of the particular supply curve.

Note that the Adapt-to-Signal Mode trace in Fig. 4-8 shows that it never transitions to Mode 0, because FULL\_SCALE\_ VOL = 1 (-6 dB) due to a 15- $\Omega$  stereo load.






Figure 4-8. Class H Power-to-Load Versus Power from Supply (15  $\Omega$ , Stereo)

The Adapt-to-Signal Mode trace in Fig. 4-9 shows the transition to Mode 0, because FULL\_SCALE\_VOL = 0 (0 dB) due to a  $30-\Omega$  stereo load.




Figure 4-9. Class H Power-to-Load Versus Power from Supply (30  $\Omega$ , Stereo)



#### 4.3.4 HP Current Limiter

The CS43L36 features built-in current-limit protection for the HP output. Table 3-8 lists the current limit threshold during the short-circuit conditions shown in Fig. 4-10. For HP amplifiers, current is from the internal charge-pump output, and, as such, applies the current from VCP or VP, depending on the mode.




Figure 4-10. HP Short-Circuit Setup

### 4.4 Clocking Architecture

The CS43L36 offers several ways to support control, ASP operation, data conversion, and signal processing. Internal clocks are generated either from SCLK (ASP\_SCLK) or from the integrated fractional-N PLL; see Fig. 4-11. Depending on the MCLK\_SRC\_SEL setting (see Fig. 4-12), MCLK<sub>INT</sub> is provided by one of the following methods:

- · Externally sourced directly from the ASP\_SCLK input pin
- Internally generated from an integrated fractional-N PLL with ASP\_SCLK as a reference clock




Figure 4-11. Clock Architecture Block Diagram



### 4.4.1 Start-Up Clocking Using the RC Oscillator (RCO)

At power on, an integrated low-power RCO, shown in Fig. 4-11, functions as the default clock for the digital core of the CS43L36, during which time SCLK is unavailable. A reset event always returns it to running off of the RCO. If SCLK is unavailable, RCO clocking must be used only for I<sup>2</sup>C functionality.

RCO is multiplexed with MCLK<sub>INT</sub> and fed to the I<sup>2</sup>C slave control port. The SCLK must become active and the RCO must be disabled before data conversion.

#### Note the following:

- OSC\_SW\_SEL\_STAT (see p. 64) indicates the status of the clock switching (in transition, RCO, or SCLK/PLL). With
  the existing encoding, only one bit can physically change at a time, and the bit changing is always synchronous to
  the clock that is currently selected.
- OSC PDNB STAT (see p. 64) indicates the RCO power-down status.
- SCLK\_PRESENT is used to determine the internal MCLK source. See Section 7.2.4 for details.

The clock-switch state machine uses the transition of SCLK\_PRESENT to both initiate switches between the selected internal MCLK between the SCLK pin (SCLK\_PRESENT = 1) or the internal RCO (SCLK\_PRESENT = 0) and to send the  $I^2$ C stop condition that each switching event requires. During switching, a delay of at least 150  $\mu$ S is needed before additional successful  $I^2$ C communication can begin to use the new clocking source.

#### Notes:

- Muting the system is recommended when a new clock source is chosen.
- For normal operation, SCLK—not RCO—must be used (SCLK\_PRESENT = 1) for running the ASP data path.

### 4.4.1.1 Switching from RCO

With SCLK running, an SCLK\_PRESENT 0-to-1 transition starts a switch from the RCO to the selected SCLK or PLL. This switch is superseded by any outstanding I<sup>2</sup>C transactions. After the I<sup>2</sup>C stop condition is sent, the transition begins, taking 150  $\mu$ s to complete, during which time the system requires that no new I<sup>2</sup>C transactions be initiated. The next I<sup>2</sup>C transaction can begin after this 150- $\mu$ s delay.

#### 4.4.1.2 Switching to RCO

To stop SCLK, the system must revert to RCO clocking to ensure that I<sup>2</sup>C communications function properly. To power the RCO back up, SCLK\_PRESENT must be cleared before stopping SCLK. A 1-to-0 SCLK\_PRESENT transition generates a glitch-free mux switch timing from SCLK to RCO. SCLK must remain running during the transition and new I<sup>2</sup>C transactions must not be initiated for at least 150  $\mu$ s after an I<sup>2</sup>C stop is received. The next I<sup>2</sup>C transaction cannot begin until after this 150  $\mu$ s delay.

Failure to account for this 150 μs delay could cause I<sup>2</sup>C communications to fail.

### 4.4.2 MCLK<sub>INT</sub> Sources

The MCLK<sub>INT</sub> source is supplied directly from ASP\_SCLK input pin or from the fractional-N PLL. MCLKDIV must be set according to the MCLK<sub>INT</sub> frequency, which must be set to either the 12-MHz region (11.2896–12.288 MHz) or the 24-MHz region (22.5792–24.576 MHz). Table 4-4 shows several examples. Table 4-2 lists further restrictions.

MCLK <sub>INT</sub> Source	MCLK_SRC_SEL (see p. 65)	MCLKDIV (see p. 65)	Nominal ASP_SCLK Pin Frequency
ASP_SCLK	0	0	12 MHz
		1	24 MHz
Fractional-N PLL	1	0	12 MHz
		1	24 MHz

Table 4-2. MCLK<sub>INT</sub> Source Restrictions

MCLK<sub>INT</sub> is switched through internal glitchless clock muxing. Doing so during operation may cause audible artifacts, but does not put the device into an unrecoverable state. Therefore, it is recommended to mute the system for at least 150  $\mu$ s.



If MCLK<sub>INT</sub> is sourced from the PLL, on-the-fly frequency changes to the source may cause the PLL to go out of phase lock with the clock source. To reduce the risk of audible artifacts, it is recommended to mute the system first. Any necessary configuration changes based on the new clock source frequency must occur before unmuting the system.




Figure 4-12. MCLK INT Source Switching

For proper internal Fs clocking, the INTERNAL FS and MCLKDIV bits must be configured, as shown in Table 4-2.

MCLK<sub>INT</sub> (MHz) MCLKDIV (see p. 65) INTERNAL FS (see p. 61) Resulting Fs<sub>INT</sub> (kHz) 11.2896 44.1 0 0 48 12 12.288 0 1 48 22.5792 1 1 44.1 24 1 0 48 24.576 48

Table 4-3. Determining Fs<sub>INT</sub>

**Note:** The control-port frequency is equal to the MCLK<sub>INT</sub> frequency.

00

0x40

#### 4.4.3 Fractional-N PLL

The CS43L36 has an integrated fractional-N PLL to support the clocking requirements of the internal analog circuits and converters. This PLL can be enabled or bypassed to suit system-clocking needs. The input reference clock for the PLL is the ASP SCLK input pin. The reference clock frequency must be between 2.8224 and 25 MHz.

The PLL can be configured for a wide range of combinations of SCLK and MCLK<sub>INT</sub>. PLL\_REF\_INV (see p. 67) can be used to invert the PLL reference clock. Table 4-4 lists common settings.

SCLK	MCLK_SRC_SEL				PLL_MODE	PLL_DIVOUT		PLL_CAL_RATIO	n [4]
(MHz)	(see p. 65) <sup>1</sup>	(see p. 67) <sup>2</sup>	(see p. 73)	(see p. 73) <sup>2</sup>	(see p. 73)	(see p. 73) <sup>3</sup>	(MHz)	(see p. 73)	
1.024	1	00	0xAC	0x44 0000	01	0x10	11.2896	118	3
	1	1 00		0x80 0000	11	0x10	12	125	3
	1	00	0xC0	0x00 0000	11	0x10	12.288	128	3
1.536	1	00	0x72	0xD8 0000	01	0x10	11.2896	118	2
	1	00	0x7D	0x00 0000	11	0x10	12	125	2
	1	00	0x80	0x00 0000	11	0x10	12.288	128	2
	1	00	0x7D	0x00 0000	11	0x08	24	125	4
	1	00 0x80		0x00 0000	11	80x0	24.576	128	4
2.048	1	00	0x56	0x22 0000	01	0x10	11.2896	88	2
	1	00	0x5D	0xC0 0000	11	0x10	12	94	2
	1	00	0x60	0x00 0000	11	0x10	12.288	96	2
2.8224	1 00		0x40	0x00 0000	11	0x10	11.2896	128	1
	1	00	0x40	0x00 0000	11	80x0	22.5792	128	2
3	1	00	0x3C	0x36 1134	11	0x10	11.2896	120	1
	1	00	0x40	0x00 0000	11	0x10	12	128	1
	1	00	0x40	0x00 0000	01	0x10	12.288	131	1
	1	00	0x40	0x00 0000	11	80x0	24	128	2
	1	00	0x40	0x00 0000	01	80x0	24.576	131	2
3.072	1	00	0x39	0x6C 0000	01	0x10	11.2896	118	1
	1	00	0x3E	0x80 0000	11	0x10	12	125	1
	1	00	0x40	0x00 0000	11	0x10	12.288	128	1
	1	00	0x3E	0x80 0000	11	0x08	24	125	2

Table 4-4. Common PLL Setting Examples

DS1081F4 30

0x08

24.576

11

128

0x00 0000



Table 4-4. Common PLL Setting Examples (Cont.)

	MCLK_SRC_SEL	SCLK_PREDIV	PLL_DIV_INT			PLL_DIVOUT		PLL_CAL_RATIO	n [4]
(MHz)	(see p. 65) <sup>1</sup>	(see p. 67) <sup>2</sup>	(see p. 73)	(see p. 73) <sup>2</sup>	(see p. 73)	(see p. 73) <sup>3</sup>	(MHz)	(see p. 73)	
4.00	1	00	0x2D	0x28 8CE7	11	0x10	11.2896	90	1
	1	00	0x30	0x00 0000	11	0x10	12	96	1
	1	00	0x30	0x00 0000	01	0x10	12.288	98	1
4.096	1	00	0x2B	0x11 0000	01	0x10	11.2896	88	1
	1	00	0x2E	0xE0 0000	11	0x10	12	94	1
5 0 4 4 0	1	00	0x30	0x00 0000	11	0x10	12.288	96	1
5.6448	1	01	0x40	0x00 0000	11	0x10	11.2896	128	1
	1 01 0.		0x40	0x00 0000	11	0x08	22.5792	128	2
6			0x3C	0x36 1134	11	0x10	11.2896	120	1
	1	01 01	0x40 0x40	0x00 0000 0x00 0000	11	0x10 0x10	12 12.288	128	1
	1			0x00 0000	01		24	131 128	1
ļ	<u> </u>	01 01	0x40 0x40	0x00 0000	11 01	0x08 0x08	24.576	131	2
6.144	1	01	0x40 0x39	0x6C 0000	01	0x06 0x10	11.2896	118	1
0.144	1	01	0x39 0x3E	0x80 0000	11	0x10 0x10	12	125	1
	1	01	0x3E 0x40	0x00 0000	11	0x10	12.288	128	1
•	1 01		0x40 0x3E	0x80 0000	11	0x10	24	125	2
ŀ	1 01		0x3E 0x40	0x00 0000	11	0x08	24.576	128	2
9.6	1	10	0x40 0x49	0x80 0000	01	0x06 0x10	11.2896	150	1
3.0	1	10	0x49 0x50	0x00 0000	11	0x10	12	80	2
ŀ	1 10		0x50 0x50	0x00 0000	01	0x10 0x10	12.288	82	2
ŀ	1			0x80 0000	01	0x10	22.5792	150	2
•	1	10	0x49 0x50	0x00 0000	11	0x08	24	107	3
•	1	10	0x50	0x00 0000	01	0x08	24.576	109	3
11.2896	0	_			_		11.2896	_	+
•	1	10	0x40	0x00 0000	11	0x08	22.5792	128	2
12	1	10	0x3C	0x36 1134	11	0x10	11.2896	120	1
	0	_		—		—	12.0000	_	$\pm$
	1	10	0x40	0x00 0000	01	0x10	12.288	131	1
	1	10	0x40	0x00 0000	11	0x08	24	128	2
	1	10	0x40	0x00 0000	01	0x08	24.576	131	2
12.2880	1	10	0x39	0x6C 0000	01	0x10	11.2896	118	1
	1	10	0x3E	0x80 0000	11	0x10	12	125	1
	0	_	_	_	_	_	12.2880	_	_
•	1	10	0x3E	0x80 0000	11	0x08	24	125	2
	1	10	0x40	0x00 0000	11	0x08	24.576	128	2
13	1	10	0x39	0xAB 52B5	01	0x11	11.2896	111	1
	1	10	0x3B	0x13 B13B	11	0x10	12	118	1
	1	10	0x3B	0x13 B13B	01	0x10	12.288	121	1
19.2	1	11	0x49	0x80 0000	01	0x10	11.2896	150	1
	1	11	0x50	0x00 0000	11	0x10	12	80	2
	1	11	0x50	0x00 0000	01	0x10	12.288	82	2
	1	11	0x49	0x80 0000	01	0x08	22.5792	150	2
	1	11	0x50	0x00 0000	11	0x08	24	107	3
	1	11	0x50	0x00 0000	01	0x08	24.576	109	3
22.5792	1	11	0x40	0x00 0000	11	0x10	11.2896	128	1
	0	_	_	_	_	_	22.5792	_	
24	1	11	0x3C	0x36 1134	11	0x10	11.2896	120	1
	1	11	0x40	0x00 0000	11	0x10	12	128	1
	1	11	0x40	0x00 0000	01	0x10	12.288	131	1
	0	_	_	_	_	_	24	_	
	1	11	0x40	0x00 0000	01	80x0	24.576	131	2
24.576	1	11	0x39	0x6C 0000	01	0x10	11.2896	118	1
	1	11	0x3E	0x80 0000	11	0x10	12	125	1
	1	11	0x40	0x00 0000	11	0x10	12.288	128	1
	1	11	0x3E	0x80 0000	11	80x0	24	125	2
	0		_		_		24.576	_	-



#### Table 4-4. Common PLL Setting Examples (Cont.)

SCLK	MCLK_SRC_SEL	SCLK_PREDIV	PLL_DIV_INT	PLL_DIV_FRAC	PLL_MODE	PLL_DIVOUT	MCLKINT	PLL_CAL_RATIO	n [4]
(MHz)	(see p. 65) <sup>1</sup>	(see p. 67) <sup>2</sup>	(see p. 73)	(see p. 73) <sup>2</sup>	(see p. 73)	(see p. 73) <sup>3</sup>	(MHz)	(see p. 73)	// 1.3
26	1	11	0x39	0xAB 52B5	01	0x11	11.2896	111	1
	1	11	0x3B	0x13 B13B	11	0x10	12	118	1
	1	11	0x3B	0x13 B13B	01	0x10	12.288	121	1

- 1. If MCLK\_SRC\_SEL = 0, the PLL is bypassed and can be powered down by clearing PLL\_START (see p. 72).
- 2. Refer to the register description for the decode.
- 3. The text following this table explains the use of PLL\_DIVOUT, shown by the example configurations in Section 4.4.3.1 and Section 4.4.3.2.
- 4. The variable n represents the divide ratio. See Eq.  $\frac{1}{4}$ -2.

Powering up the PLL can be accomplished in several configurations. Table 4-4 shows example configurations; the sequences in Section 4.4.3.1 and Section 4.4.3.2 can be used as models.

MCLK<sub>INT</sub> combinations not shown in Table 4-4 can be determined by Eq. 4-1:

#### Equation 4-1. Configuring SCLK, MCLK<sub>INT</sub> Configurations

$$\mathsf{MCLK}_{\mathsf{INT}} = \frac{\mathsf{SCLK}}{\mathsf{SCLK\_PREDIV}} \times \frac{(\mathsf{PLL\_DIV\_INT} + \mathsf{PLL\_DIV\_FRAC})}{(500/512 \ \mathsf{or}\ 1029/1024 \ \mathsf{or}\ 1)} \times \frac{1}{\mathsf{PLL\_DIVOUT}}$$

The internal PLL output must be between  $\sim$ 150 and  $\sim$ 300 MHz. The PLL\_DIVOUT value must be an even integer. To maximize flexibility in sample-rate choice, MCLK<sub>INT</sub> must be nominally 12 or 24 MHz.

PLL\_CAL\_RATIO determines the operating point for the internal VCO. For most configurations, the default value gives proper performance. However, to keep the VCO within range, some scenarios require PLL\_CAL\_RATIO to be set during the PLL power-up sequence (see Section 4.4.3). Use Eq. 4-2 to calculate the proper VCO setting at PLL start-up:

#### Equation 4-2. Calculating the PLL\_CAL\_RATIO

PLL\_CAL\_RATIO = 
$$\frac{\text{MCLKINT x 32 x SCLK\_PREDIV}}{n \text{ x SCLK}}$$

The value of n in Eq. 4-2 is determined by the following:

- If the result is less than or equal to 151, by default, *n* equals 1.
- If the result is less than 151, use the result to determine the PLL CAL RATIO setting.
- If the result is greater than 151, select another divide factor of *n* configurations for SCLK (where *n* = 2,3, ...). The result must be between 50 and 151 (see the power-up sequence in Section 4.4.3.2). Use the same *n* value to multiply PLL\_DIVOUT during the power-up sequence; see Step 2 in Section 4.4.3.1. The functional value must be restored (Step 8). The same is shown in both standard examples.

#### 4.4.3.1 PLL Power-Up Sequence (Example: SCLK = 4.096 MHz and MCLKINT = 12.288 MHz)

In this example, SCLK = 4.096 MHz and MCLKINT = 12.288 MHz.

- 1. Set SCLK\_PREDIV to Divide-by-1 Mode (0x00).
- 2. Set PLL\_DIVOUT to Divide-by-16 Mode (0x10). This reflects a value of *n* = 1, because the PLL\_CAL\_RATIO generated by Eq. 4-2 equals 96. See that the PLL\_DIVOUT entry for this configuration in Table 4-4 used a Divide-by-16 Mode (0x10).
- 3. Clear the three fractional factor registers, PLL DIV FRAC (see Section 7.5.2).
- 4. Set the integer factor, PLL\_DIV\_INT to 48 (0x30).
- 5. Set the PLL Mode multipliers, PLL MODE to 11 to bypass both 500/512 and 1029/1024 factors (0x03).
- 6. Set the PLL\_CAL\_RATIO to 96 (0x60, see Section 7.5.5).
- 7. Turn on the PLL by setting PLL\_START (see p. 72).
- 8. As part of a standard sequence, after at least 800  $\mu$ s, the PLL\_DIVOUT value would need to restored to 16 (0x10), which is unnecessary here because that value did not change.



### 4.4.3.2 PLL Power-Up Sequence (Example: SCLK = 12 MHz and MCLKINT = 24 MHz)

In this example, SCLK = 12 MHz and MCLK<sub>INT</sub> = 24 MHz.

- 1. Set SCLK PREDIV to Divide-by-4 Mode (0x02).
- 2. Set PLL\_DIVOUT to Divide-by-16 Mode (0x10). This reflects a value of *n* = 2, because the PLL\_CAL\_RATIO generated by Eq. 4-2 was greater than 151. See that the PLL\_DIVOUT entry for this configuration in Table 4-4 used a Divide-by-8 Mode (0x08).
- 3. Clear the three fractional factor registers, PLL DIV FRAC.
- 4. Set the integer factor, PLL DIV INT to 64 (0x40).
- 5. Set the PLL mode multipliers, PLL MODE to 11 to bypass both 500/512 and 1029/1024 factors (0x03).
- 6. Set the PLL CAL RATIO to 128 (0x80).
- 7. Turn on the PLL by setting PLL START.
- 8. After at least 800 μs, the PLL DIVOUT value must be restored from 16 to 8 (0x08).

### 4.4.3.3 Nonstandard PLL Setting (Example: SCLK = 19.2 MHz and MCLKINT = 12 MHz)

In this example, SCLK = 19.2 MHz and MCLK<sub>INT</sub> = 12 MHz. (Note that a power-up sequence similar to Section 4.4.3.2 is required for this configuration due to n = 1.)

- SCLK = 19.2 MHz = available reference clock.
- MCLK<sub>INT</sub> = 12 MHz = desired internal MCLK.
- SCLK PREDIV = 11 = divide SCLK by 8 as reference to PLL.
- PLL DIV INT = 0x50 = multiply reference clock by 80, yielding PLL out = 192 MHz.
- PLL DIV FRAC = 0x00 0000 = fractional portion equal to zero.
- PLL MODE = 11 = 500/512 and 1029/1024 multipliers are bypassed.
- PLL\_DIVOUT = 0x10 = divide PLL out by 16 to achieve MCLK<sub>INT</sub> of 12 MHz.

Table 4-5 shows nonstandard PLL configurations.

Table 4-5. Nonstandard PLL Settings

SCLK (MHz)	MCLK_SRC_SEL (see p. 65)	SCLK_PREDIV (see p. 67)	PLL_DIV_INT (see p. 73)	PLL_DIV_FRAC (see p. 73)	PLL_MODE (see p. 73)	PLL_DIVOUT (see p. 73)	MCLK <sub>INT</sub> (MHz)	PLL_CAL_RATIO (see p. 73)	n [1]
9.6	1	10	0x6E	0x40 0000	01	0x18	11.2896	75	1
	1	10	0x50	0x00 0000	11	0x10	12	80	1
	1	10	0x50	0x00 0000	01	0x10	12.288	82	1
	1	10	0x6E	0x400000	01	0x0C	22.5792	150	1
	1	1 10		0x00 0000	11	0x08	24	80	2
	1	10	0x50	0x00 0000	01	0x08	24.576	82	2
19.2	1	11	0x6E	0x40 0000	01	0x18	11.2896	150	1
	1	11	0x50	0x00 0000	11	0x10	12	80	2
	1	11	0x50	0x00 0000	01	0x10	12.288	82	2
	1	11	0x6E	0x40 0000	01	0x0C	22.5792	150	2
	1	11	0x50	0x00 0000	11	0x08	24	107	3
	1	11	0x50	0x00 0000	01	0x08	24.576	109	3

<sup>1.</sup> The variable *n* represents the divide ratio. See Eq. 4-2.

As shown in Fig. 4-13, the input to the PLL is the ASP SCLK input pin.




Figure 4-13. Clocking Architecture



### 4.4.3.4 Powering Down the PLL

To power down the PLL, clear PLL START.

### 4.5 Audio Serial Port (ASP)

The CS43L36 has an ASP to communicate audio and voice data between system devices, such as application processors and Bluetooth® transceivers. ASP\_SCLK\_EN (see p. 66) must be set whenever DAI is used. The ASP can be configured to TDM, I2S, and left justified (LJ) audio interfaces.

**Note:** A maximum of two input channels are supported in TDM Mode.

### 4.5.1 Slave Mode Timing

19.2

The ASP can operate as a slave to another device's timing, requiring ASP\_SCLK and ASP\_LRCK/FSYNC to be mastered by the external device. If ASP\_HYBRID\_MODE is cleared (see p. 66), the serial port acts as a slave. If ASP\_HYBRID\_MODE is set, the port is in Hybrid-Master Mode (see Section 4.5.2).

In Slave Mode, ASP\_SCLK and ASP\_LRCK are inputs. Although the CS43L36 does not generate interface timings in Slave Mode, the expected LRCK and SCLK format must be programmed as it is in Hybrid-Master Mode. Table 4-8 shows supported serial-port sample rate examples. Note that some rates require use of the PLL and/or SRC.

### 4.5.2 Hybrid-Master Mode Timing

In Hybrid-Master Mode, ASP\_LRCK is derived from ASP\_SCLK; the ASP\_SCLK/ASP\_LRCK ratio must be N x  $F_S$ , where N is a large enough integer to support the total number of bits per ASP\_LRCK period for the audio stream to be transferred. In either 50/50 Mode or I<sup>2</sup>S/LJ Mode, the ASP\_SCLK/ASP\_LRCK ratio must be N<sub>E</sub> x  $F_S$ , where N<sub>E</sub> is an even integer.

The serial port generates an internal LRCK/FSYNC from an externally mastered ASP\_SCLK, allowing single clock-source mastering to the CS43L36. In Hybrid-Master Mode, the serial port must provide a left-right/frame sync signal (ASP\_LRCK/FSYNC) given an externally generated bit clock (ASP\_SCLK).

Table 4-6 shows supported serial-port sample-rate examples. Other rates are possible, but the rules stipulated above must be met. Note that some rates require use of the PLL or SRC.

SCLK							Sei	rial P	ort Sa	mple	Rate (kl	lz)						
Frequency (MHz)	8.0	11.025	11.029	12	16	22.05	22.059	24	32	44.1	44.118	48	88.2	88.235	96	176.4	176.471	192
1.4112	_	Х	_	_	_	Х	_	_	_	Х	_	_	Х	—	_	Х		_
2.8224	_	Х	_		_	Х	_	_	_	Х	_	_	Х	_		Х	_	_
5.6448	_	Х	_	_	_	Х	_	_	_	Х	_	_	Х	—	_	Х		
11.2896		Х	_	_	_	Х	_	_	_	Х	_		Х	_	_	Х	_	
22.5792		Х	_	_	_	Х	_	_	_	Х	_		Х	_	_	Х	_	
1.024	Х	_	_	_	Х	_	_	_	Х	_	_		_	_	_		_	
2.048	Х	_	_	_	Х	_	_	_	Х	_	_	_	_	—	_		_	
4.096	Х	_		_	Х	_	_	_	Х	_	_	_	_	_	_		_	_
8.192	Х	_		_	Х	_	_	_	Х	_	_	_	_	_	_		_	_
2	Х	_		_	Х	_	_	_	_	_	_	_	_	_	_		_	_
3	Х	_	Х	Х	_	_	Х	Х	_	_	Х	_	_	Х	_		Х	_
4	Х	_	_		Х	_	_	_	Х	_	_	_	_	_	_	_	_	_
6	Х	_	Х	Х	Х	_	Х	Х	_	_	Х	Х	_	Х		_	Х	_
12	Х	_	Х	Х	Х	_	Х	Х	Х	_	Х	Х	_	Х	Х	_	Х	_
24	Х	_	Х	Х	Х	_	Х	Х	Х	_	Х	Х	_	Х	Х	_	Х	Х
1.536	Х	_		Х	Х	_	_	Х	Х	_	_	Х	_	_	Х		_	Х
3.072	Х	_	_	Х	Х	_	_	Х	Х	_	_	Х	_		Х			Х
6.144	Х	_	_	Х	Х	_	_	Х	Х	_	_	Х	_	_	Х	_	_	Х
12.288	Х	_	_	Х	Х	_	_	Х	Х	_	_	Х	_	_	Х	_	_	Х
24.576	Х	_	_	Х	Х	_	_	Х	Х	_	_	Х	_		Х		_	Х
9.6	Х	_	_	Х	Х	_	_	Х	Х	_	_	Х	_	_	Х		_	Х

Table 4-6. Supported Serial-Port Sample Rates



Fig. 4-14 and Fig. 4-15 show the serial-port clocking architectures.




Figure 4-14. ASP SCLK Architecture




Figure 4-15. ASP LRCK Architecture

As shown in Fig. 4-16, the LRCK period (FSYNC\_PERIOD\_LB and FSYNC\_PERIOD\_UB, see p. 66) controls the number of SCLK periods per frame. This effectively sets the frame length and the number of SCLK periods per Fs. Frame length may be programmed in single SCLK period multiples from 16 to 4096 SCLK:Fs. If ASP\_HYBRID\_MODE (see p. 66) is set, the SCLK period multiples must be set to 2 \* n \* Fs, where  $n \in \{8, 9, ..., 2048\}$ .




Figure 4-16. ASP LRCK Period, High Width

FSYNC\_PULSE\_WIDTH\_LB and FSYNC\_PULSE\_WIDTH\_UB (see p. 65) control the number of SCLK periods for which the LRCK signal is held high during each frame. Like the LRCK period, the LRCK-high width is programmable in single SCLK periods, from at least one period to at most the LRCK period minus one. That is, the LRCK-high width must be shorter than the LRCK period.

As shown in Fig. 4-17, if 50/50 Mode is enabled (ASP\_5050 = 1, see p. 67), the LRCK high duration must be programmed to the LRCK period divided by two (rounded down to the nearest integer when the LRCK period is odd). When the serial port is in 50/50 Mode, setting the LRCK high duration to a value other than half of the period causes erroneous operation.






Fig. 4-18 shows how LRCK frame start delay (ASP\_FSD, see p. 67) controls the number of SCLK periods from LRCK




Figure 4-18. LRCK FSD and SCLK Polarity Example Diagram

#### 4.5.3 Channel Location and Resolution

Each serial-port channel's location and offset is configured through the registers in Table 4-7. Location is programmable in single SCLK-period resolution. If set to the minimum location offset, a channel sends or receives on the first SCLK period of a new frame. Channel size is programmable in 8- to 32-bit byte resolutions. DAC ports are limited to 24 bits and truncate the 8 LSBs of a 32-bit audio stream.



Table 4-7.	<b>ASP</b>	Channel	Controls
------------	------------	---------	----------

Channel	Res	olution	)		MS	B Lo	catio	n			LS	B Lo	catio	n	
ASP Receive DAI0 Channel 1	ASP_RX	_CH1_	_RES	ASP_	_RX0_	CH1_	_BIT_	_ST_	MSB	ASP_	RX0_	CH1	BIT	_ST_	LSB
ASP Receive DAI0 Channel 2	ASP_RX(	_CH2_	RES	ASP_	RX0	CH2	BIT	ST_	MSB	ASP_	RX0	CH2	BIT	_ST_	LSB

Channel size and location must not be programmed such that channel data exceeds the frame boundary. In other words, channel size and offset must not exceed the expected SCLK per LRCK settings. Size and location must not be programmed such that data from a given SCLK period is assigned to more than one channel. However, an exception exists for the DAI as the same data can be used for both received channels' location, if desired. For an example, see Section 5.1.

Fig. 4-19 shows channel location and size. See ASP\_RX0\_2FS (p. 79).




Figure 4-19. Example Channel Location and Size

#### 4.5.4 Isochronous Serial-Port Operation

In Isochronous Mode, audio data can be transferred between the internal audio data paths and a serial port at isochronous frequencies slower than the LRCK frequency. In all cases, the sample rate/LRCK frequency ratio must be one for which there are points at which rising edges regularly align.

**Notes:** Combining an isochronous audio stream on a channel (or on multiple channels) concurrently with a native audio stream on another channel (or other multiple channels) is not supported.

In Isochronous Mode, if a stream's sample rate does not match the LRCK frequency, it must include nulls, indicated by the negative full-scale (NFS) code (1 followed by 0s) or by adding nonaudio bits (NSB Mode) to the data stream.

SP\_RX\_NFS\_NSBB (see p. 78) selects between the NFS and NSB modes. In NFS Mode, to achieve a desired isochronous output sample rate, a null-insert block adds NFS samples to the output stream. NFS samples input to the null-insert block are incremented and are passed to the output as valid, nonnull samples.

In NSB Mode, a null-insert block adds 8 bits to the data stream and inserts null samples to achieve a desired isochronous output sample rate. Inserted null samples are defined as NFS including the nonaudio bits. NFS samples that are input to the null-insert block are passed as valid, nonnull samples to the output. Valid samples are indicated by a nonzero value in the null sample indicator bit. The null sample indicator bit is globally defined by the SP\_RX\_NSB\_POS (see p. 78). Total data stream sample width, including the nonaudio bits, is N + 8 bits. Therefore, the maximum HD audio sample width is 24 bits in NSB Mode.

In NFS Mode, a null-remove block deletes null samples, restoring the stream's original sample rate. NFS samples that are input to the null-remove block are removed from the data stream as invalid, null samples.

In NSB Mode, a null-remove block deletes samples that have a zero null sample indicator bit, restoring the stream's original sample rate. Furthermore, the output data has the least-significant 8 bits of nonaudio data removed. Samples with a zero null sample indicator bit are removed from the data stream as invalid, null samples.

In either NSB or NFS Mode, setting the Rx rate fields (SP\_RX\_FS, see p. 79) matters only if an isochronous mode is selected via SP\_RX\_ISOC\_MODE (see p. 78). Supported isochronous rates are 48k, 96k, and 192k. The ASPx Rx rate bits are used only to help determine when to remove nulls and to provide the correct  $f_{SI}/f_{SO}$  to the SRCs while in Isochronous Mode.



For null-remove operations, the rates do not need to match the actual data rate. Likewise, if data is being or captured at its native rate, these registers have no effect.

As Fig. 4-20 shows, the null-sample bit (NSB) flag may be any bit of the least-significant sample byte. NSB-encoded streams are assumed to contain 8 bits of nonaudio data as the LSB.




Figure 4-20. NSB Null Encoding

To send isochronous audio data to a serial port, the data pattern must be such that the LRCK/FSYNC transition preceding any given nonnull sample on the 48-kHz serial port does not deviate by more than one sample period from a virtual clock running at the desired sample rate. Use the following example to determine the data word as it appears on the serial port.

```
error = 0
for each LRCK
  if(error < 1/FLRCK)
    output = <<next sample>>
    error = error + (1/Fs - 1/FLRCK)
  else
    output = NULL
    error = error - 1/FLRCK
```

The null-sample sequences in Table 4-8 result from the example above for common sample rates. This method ensures that the internal receive data FIFO does not underrun or overrun, which would cause audio data loss. Depending on the internal audio data FIFOs' startup conditions and on the serial-port clock-phase relationships, isochronous data sent from a serial port may not adhere to the data patterns in Table 4-8. In all cases, the transmitted audio data rate matches the stream sample rate.

Sample Rate (kHz)	Isochronous Data Pattern for LRCK = 48 kHz
8.000	1 <sub>S</sub> 5 <sub>N</sub> (repeat)
11.025	[[[1s3nx2]1s4n]x5 1s3n1s4n]x4 [[1s3nx2]1s4n]x4 1s3n1s4n [[[1s3nx2]1s4n]x5 1s3n1s4n]x3 [[1s3nx2]1s4n]x4 1s3n1s4n (repeat)
12.000	1 <sub>S</sub> 3 <sub>N</sub> (repeat)
16.000	1 <sub>S</sub> 2 <sub>N</sub> (repeat)
22.05	[[1s1nx6]1n [1s1nx6]1n [1s1nx5]1n]x8 [1s1nx6]1n [1s1nx5]1n (repeat)
24.000	1 <sub>S</sub> 1 <sub>N</sub> (repeat)
32.000	2 <sub>S</sub> 1 <sub>N</sub> (repeat)
44.100	[12s1n[11s1n]x2]x3 11s1n (repeat)
48.000	1 <sub>S</sub> (repeat)

Table 4-8. Isochronous Input Data Pattern Examples

Note: N = Null sample, S = Normal sample

#### 4.5.5 50/50 Mode

Regardless of the state of ASP LRCK/FSYNC, in 50/50 Mode (ASP 5050 = 1, see p. 67), the ASP can start a frame.

The ASP\_STP setting (see p. 67) determines which LRCK/FSYNC phase starts a frame in 50/50 Mode, as follows:



If ASP STP = 0, the frame begins when LRCK/FSYNC transitions from high to low. See Fig. 4-21.




Figure 4-21. Example 50/50 Mode (ASP\_STP = 0)

• If ASP\_STP = 1, the frame begins when LRCK/FSYNC transitions from low to high. See Fig. 4-22.




Figure 4-22. Example 50/50 Mode (ASP\_STP = 1)

In 50/50 Mode, left and right channels are programmed independently to output when LRCK/FSYNC is high or low—that is, the channel-active phase. The active phase is controlled by ASP\_RXx\_CHy\_AP (see Section 7.14). If  $x_AP = 1$ , the respective channel is output if LRCK/FSYNC is high. If  $x_AP = 0$ , the channel is output if LRCK/FSYNC is low.

**Note:** Active phase has no function if 50/50 Mode = 0 or ASP RX1 2FS = 1.

In 50/50 Mode, the channel location (see Section 4.5.3) is calculated within the channel-active phase. If there are N bits in a frame, the location of the last bit of each active phase is equal to (N/2) - 1.

#### 4.5.6 Serial Port Status

Each serial port has sticky, write-1-to-clear status bits related to capture paths. These bits are described in Section 7.4.3. Mask bits (Section 7.4.12) determine whether INT is asserted when a status bit is set. Table 4-9 provides an overview.

Name	Direction	Description	Register Reference
Request Overload	Rx	Set when too many input buffers request processing at the same time. If all channel registers are properly configured, this error status should never be set.	ASPRX_OVLD p. 68
LRCK Error	Rx	Logical OR of LRCK Early and LRCK Late (see below).	ASPRX_ERROR p. 68
LRCK Early	Rx	Set when the number of SCLK periods per LRCK phase (high or low) is less than the expected count as determined by $x_LCPR$ and $x_LCHI$ .	ASPRX_EARLY p. 68
		<b>Note:</b> The Rx LRCK early interrupt status is set during the first receive LRCK early event. Subsequent receive LRCK early events are indicated only if valid LRCK transitions are detected.	
LRCK Late	Rx	Set when the number of SCLK periods per LRCK phase (high or low) is greater than the expected count as determined by x_LCPR and x_LCHI.	ASPRX_LATE p. 68
No LRCK	Rx	<b>Note:</b> Set when the number of SCLK periods counted exceeds twice the value of LRCK period (x_LCPR) without an LRCK edge.	ASPRX_NOLRCK p. 68

Table 4-9. Serial Port Status



### 4.5.7 Recommended Serial-Port Power-Up and Power-Down Strategies

Although multiple safeguards and controls are implemented to prevent a run on the FIFOs involved in passing data from the input port to the output port, the following power-up sequence is recommended. Section 5 gives detailed sequences.

- 1. Configure all playback channel characteristics—bit resolution, channel select, source (DAI), native/isochronous, sample rates, etc.
- 2. Power up playback, and ASRCs.
- 3. Release the PDN ALL bit.
- 4. Power up the serial ports (DAI).

The following power-down sequence is recommended:

- 1. Power down the playback path.
- 2. Power down the serial ports.

### 4.6 Sample-Rate Converters (SRCs)

SRCs bridge different sample rates at the serial ports within the digital-processing core. SRCs are used for the following:

- Two ASP input channels (Channels 1 and 2).
- SRCs are bypassable by setting SRC\_BYPASS\_DAC (see p. 61).

An SRC's digital-processing side (as opposed to its serial-port side) connects to the DAC. Multirate DSP techniques are used to up-sample incoming data to a very high rate and then down-sample to the outgoing rate. Internal filtering is designed so that a full-input audio bandwidth of 20 kHz is preserved if the input and output sample rates are at least 44.1 kHz. If the output sample rate becomes less than the input sample rate, the input is automatically band limited to avoid aliasing artifacts in the output signal.

The following restrictions must be met:

- The F<sub>so</sub>-to-F<sub>si</sub> ratio must be no more than 1:6 or 6:1. For example, if the DAC is at 48 kHz, the input to the SRC must be at least 8 kHz.
- SRC operation cannot be changed on-the-fly. Before changing the SRC operation (e.g., changing SRC frequencies or bypassing or adding the SRCs), the user must follow the power sequences provided in Section 4.5.7.
- The MCLK frequency must be as close as possible to, but not less than the minimum SRC MCLK frequency, MCLK<sub>MIN</sub>, which must be at least 125 times the higher of the two sample rates (F<sub>SI</sub> or F<sub>SO</sub>).
   For example, if F<sub>SO</sub> is 48 kHz and F<sub>SI</sub> is 32 kHz, the MCLK must be as close as possible to, but not less than, an MCLK<sub>MIN</sub> of 6.0 MHz. The MCLK frequency for the SRCs is configured through CLK\_IASRC\_SEL (see p. 67).

Table 4-10 shows settings for the supported sample rates and corresponding MCLK<sub>INT</sub> frequencies.

Table 4-10. Supported Sample Rates and Corresponding  $MCLK_{INT}$  Encodings

Ī	Fsint	Serial Port Sample Rate (kHz)																	
	(kHz)	8.0	11.025	11.029	12	16	22.05	22.059	24	32	44.1	44.118	48	88.2	88.235	96	176.4	176.471	192
Ī	44.1	00	00	00	00	00	00	00	00	00	00	00	00	01	01	01	10	10	10
Ī	48	00	00	00	00	00	00	00	00	00	00	00	00	01	01	01	10	10	10

Note: SRC MCLKINT Freq= 00 (6 MHz), 01 (12 MHz), 11 (24 MHz), configured in CLK\_IASRC\_SEL (see p. 67)

Jitter in the incoming signal has little effect on rate-converter dynamic performance. It does not affect the output clock.

A digital PLL continually measures the heavily low-pass-filtered phase difference and the frequency ratio between input and output sample rate clocks. It uses the data to dynamically adjust coefficients of a linear time-varying filter that processes a synchronously oversampled version of the input data. The filter output is resampled to the output sample rate.

For input serial ports, input and output sample-rate clocks are respectively derived from the external serial-port sample clock ( $x_LRCK$ ) and the internal Fs clock. FS\_EN (see p. 67) must be set according to the  $F_{SI}$  or  $F_{SO}$  SRC sample rates.



Minimize the SRCs' lock time by programming the serial-port interface sample rates into the x\_FS registers (see Section 7.13.1). If the rates are unknown, programming these registers to "don't know" would likely increase lock times. Proper operation is not assured if sample rates are misprogrammed.

#### 4.7 Headset Interface

Split digital-power domains (VD\_FILT and VP) within the headset interface support an ultralow-power standby mode where only the VP supply is used. An output signal may be used to tell the system to wake from its low-power state when a headset plug is inserted or removed. The interface may be reset by three types of resets with progressively less effect.




Figure 4-23. Headset Interface Block Diagram

The control port includes registers that source individually maskable interrupts. Event-change debouncing is used to filter applicable status registers. Latchable duplicate registers are used to pass information to the Standby Mode supply domain.

### 4.8 Plug Presence Detect

The CS43L36 uses TIP\_SENSE to detect plug presence. The sense pin is debounced to filter out brief events before being reported to the corresponding presence-detect bit and generating an interrupt if appropriate.

### 4.8.1 Plug Types

The CS43L36 supports the following industry-standard plug types:

- Tip-Ring-Sleeve (TRS)—Consists of a segmented metal barrel with the tip connector used for HPOUTA, a ring
  connector used for HPOUTB, and a sleeve connector used for HSGND.
- Tip-Ring-Ring-Sleeve (TRRS)—Like TRS, with an additional ring connector for the mic connection. There are two
  common pinouts for TRRS plugs:
  - One uses the tip for HPOUTA, the first ring for HPOUTB, the second ring for HSGND, and the sleeve for mic.
  - The CS43L36 does not support OMTP, or China, headset, which swaps the third and fourth connections, so that the second ring carries mic and the sleeve carries HSGND.

#### 4.8.2 Tip-Sense Methods

The following methods are used to detect the presence or absence of a plug:

Tip sense (TS)—A sense pin is connected to a terminal on the receptacle such that, if no plug is inserted, the pin is floating. If a plug is inserted, the pin is shorted to the tip (T) terminal. The tip is sensed by having a small current source in the device pull up the pin if it is left floating (no plug). If a plug is inserted and the sense pin is shorted to HPOUTA, the sense



pin is assumed to be pulled low via clamps at the HP amp output when it is in power down. If the HP amp is running, the sense pin is shorted to the output signal and, therefore, is pulled below a certain threshold via the output stage of the HP amp. Thus, a low level at the sense pin indicates plug inserted, and a high level at the sense pin indicates plug removed.

- Inverted tip sense (ITS)—Like tip sense, but with a connector whose sense pin is shorted to the tip terminal if the
  plug is removed and is left floating if it is inserted. Therefore, a low level at the sense pin indicates plug removed
  and a high level at the sense pin indicates plug inserted. Inversion is controlled by the following:
  - The invert (TIP\_SENSE\_INV, p. 75), which goes to the analog and affects a number of other features.
  - The tip-sense invert (TS INV, p. 64), which affects only the configuration bits in Section 6.2.

#### 4.8.3 Tip-Sense Debounce Settings

Fig. 4-24 shows the tip-sense controls and the associated interrupt, status, and mask registers.




Figure 4-24. Tip-Sense Controls

The tip-sense debounce register fields behave and interact as follows:

- TS\_UNPLUG\_DBNC. Shows tip sense status after being unplugged with the associated debounce time.
- TS PLUG DBNC. Shows tip sense status after being plugged in with the associated debounce time.

Note: TS\_INV must be set to have TS\_PLUG/TS\_PLUG\_DBNC status match TIP\_SENSE\_PLUG status.

The debounce bits are described in Section 7.2.7. Multiple debounce settings can be configured for insertion, removal, and tip sense:

- TIP\_SENSE\_DEBOUNCE (see p. 75) controls the tip-sense removal debounce time.
- TS\_FALL\_DBNCE\_TIME and TS\_RISE\_DBNCE\_TIME (see p. 64) settings configure the corresponding debounce times.

#### 4.8.4 Setup Instructions

The following steps are required to activate the tip-sense debounce interrupt status:

- 1. Clear PDN\_ALL (see p. 63).
- 2. Set LATCH TO VP (see p. 75) to latch analog controls into analog circuits.
- 3. Write TIP\_SENSE\_CTRL (see p. 75) to 01 or 11 to enable debounce for tip sense plug/unplug.
- 4. Clear interrupt masks (0x1320, see Section 7.4.17).

Interrupt status (see Section 7.4.9) does not contain an event-capture latch—a read always yields the current condition.



Table 4-11 describes the plug/unplug status.

Table 4-11. Tip Plug/Unplug Status

Plug Status	Unplug Status	Interpretation
0	0	Tip is fully unplugged/not present
1	0	Reserved
0	1	Tip connection is in a transitional state
1	1	Tip is fully plugged/present

### 4.9 Power-Supply Considerations

Because some power supply combinations can produce unwanted system behavior, note the following:

- Control-port transactions can occur 1 ms after VP, VD FILT, VCP, and VL exceed the minimum operating voltage.
- If VP supply is off, it is recommended that all other supplies are also off. VP must be the first supply turned on.
- RESET must be asserted until VP is valid.
- If VD FILT is supplied externally (DIGLDO PDN = GND), VL must be supplied before VD FILT, VA, VL, and VCP can come up in any order. Due to the VD FILT POR, VD FILT must be turned off before VA, VL, or VCP are turned off; otherwise, current could be drawn from supplies that remain on.

Table 4-12 shows the maximum current for each supply when VP is on, but other supplies are on or off (all clocks are off and all registers are set to default values, i.e., reset).

Table 4-12. Typical Leakage Current during Nonoperational Supply States (with VP Powered On)

	Supply			Curre	nt (µA)		Notes
VCP	VA	VL	$I_{Vp}$	I <sub>VCP</sub>	I <sub>VA</sub>	I <sub>VL</sub>	Notes
Off	On	Off	14	0	0	0	VA may source or sink current
Off	On	On	25	0	0	328	VA may source or sink current
On	Off	Off	14	0	0	0	_
On	Off	On	25	0	0	328	_
On	On	Off	14	0	0	0	VA may source or sink current
On	On	On	25	0	0	328	_

· Values shown reflect typical voltage and temperature. Leakage current may vary by orders of magnitude across the maximum Notes: and minimum recommended operating supply voltages and temperatures listed in Table 3-2.

• Test conditions: Clock/data lines are held low, RESET is held high, and all registers are set to their default values.

Table 4-13 shows requirements and available features for valid power-supply configurations.

Table 4-13. Valid Power-Supply Configurations


Configuration	Notes
On: VP	Limited set of headset plug-detect and WAKE output features, see Section 4.7 and Section 4.8.
Off: VD_FILT = VCP = VL = VA	
On: VP = VL	Limited set of headset plug-detect and WAKE output features, see Section 4.7 and Section 4.8.
Off: VD_FILT = VCP = VA = OFF	Digital I/O ESD diodes are powered to prevent conduction in pin-sharing applications.
On: VP = VD_FILT = VCP = VL = VA	Full chip functionality

#### 4.9.1 **VP Monitor**

The CS43L36 voltage comparator monitors the VP power supply for potential brown-out conditions due to power-supply overload or other fault conditions. To perform according to specifications, VP is expected to remain above 3.0 V at all times. The VP monitor is enabled by setting VPMON PDNB (see p. 64) and must be powered up after VP is above 3.0 V



to eliminate erroneous faulty condition detection. Fig. 4-25 shows the behavior of the VP monitor.



The following describes the VP monitor behavior with respect to the voltage level:

- If VP drops below 3.0 V, TIP SENSE performance may be compromised.
- If VP drops below 2.6 V, the VPMON\_TRIP status bit is set (see p. 69). An interrupt is triggered if M\_VPMON\_TRIP = 0 (see p. 72). This bit must be unmasked/enabled only if VP is above the detection-voltage threshold. It must be masked/disabled by default to eliminate erroneous interrupts while VP is ramping or is known to be below the threshold voltage.
- · A brown-out condition remains until VP returns to a voltage level above 3.0 V.
- The VP monitor circuit becomes unreliable at VP levels below 2.4 V as it may trigger a power-on reset sequence by the device.
- The VP monitor is intended to detect slow transitioning signals about the 2.6-V threshold. Pulses of short duration are filtered by the monitor and may not trigger at the 2.6-V threshold, but at a value much lower than expected.



### 4.10 Control-Port Operation

Control-port registers are accessed through the I<sup>2</sup>C interface, allowing the DAC to be configured for the desired operational modes and formats.

#### 4.10.1 I<sup>2</sup>C Control-Port Operation

The I<sup>2</sup>C control port can operate completely asynchronously with the audio sample rates. However, to avoid interference problems, the I<sup>2</sup>C control port pins must remain static if no operation is required.

The control port uses the I<sup>2</sup>C interface, with the DAC acting as a slave device. The I<sup>2</sup>C control port can operate in the following modes, which are configured through the I<sup>2</sup>C debounce register in Section 7.1.9:

- Standard Mode (SM), with a bit rate of up to 100 kbit/s
- Fast Mode (FM), with a bit rate of up to 400 kbit/s
- Fast Mode Plus (FM+), with a bit rate of up to 1 Mbit/s.

**Note:** ASP\_SCLK is not required to be on when the control port is accessed, for state machines affected by register settings to advance.

SDA is a bidirectional data line. Data is clocked into and out of the CS43L36 by the SCL clock. Fig. 4-26–Fig. 4-29 show signal timings for read and write cycles. A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is defined as a rising transition of SDA while the clock is high. All other SDA transitions occur while the clock is low.

The register address space is partitioned into 8-bit page spaces that each comprise up to 127 8-bit registers. Address 0x00 of each page is reserved as the page indicator, PAGE. Writing to address 0x00 of any page changes the page pointer to the address written to address 0x00.

To initiate a write to a particular register in the map, the page address, 0x00, must be written following the chip address. Subsequent accesses to register addresses are treated as offsets from the page address written in the initial transaction. To change the page address, initiate a write to address 0x00. To determine which page is active, read address 0x00.




Figure 4-26. Control-Port Timing, I2C Write of Page Address

The first byte sent to the CS43L36 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write) in the LSB. To communicate with the CS43L36, the chip address field must match 1\_0010, followed by the state of the AD1 and AD0 pins.

**Note:** Because AD0 and AD1 logic states are latched at POR, dynamic addressing is not supported.

If the operation is a write, the next byte is the memory address pointer (MAP); the 7 LSBs of the MAP byte select the address of the register to be read or written to next. The MSB of the MAP byte, INCR, selects whether autoincrementing is to be used (INCR = 1), allowing successive reads or writes of consecutive registers.

Each byte is separated by an acknowledge (ACK) bit, which the CS43L36 outputs after each input byte is read and is input to the CS43L36 from the microcontroller after each transmitted byte.



For write operations, the bytes following the MAP byte are written to the CS43L36 register addresses pointed to by the last received MAP address, plus however many autoincrements have occurred. Note that, while writing, any autoincrementing block accesses that go past the maximum 0x7F address write to address 0x00—the page address. The writes then continue to the newly selected page. Fig. 4-27 shows a write pattern with autoincrementing.




Figure 4-27. Control-Port Timing, I<sup>2</sup>C Writes with Autoincrement

For read operations, the contents of the register pointed to by the last received MAP address, plus however many autoincrements have occurred, are output in the next byte. While reading, any autoincrementing block access that goes past the maximum 0x7F address wraps around and continues reading from the same page address. Fig. 4-28 shows a read pattern following the write pattern in Fig. 4-27. Notice how read addresses are based on the MAP byte from Fig. 4-27.




Figure 4-28. Control-Port Timing, I<sup>2</sup>C Reads with Autoincrement

To generate a read address not based on the last received MAP address, an aborted write operation can be used as a preamble (see Fig. 4-29). Here, a write operation is aborted (after the ACK for the MAP byte) by sending a Stop condition.




Figure 4-29. Control-Port Timing, I<sup>2</sup>C Reads with Preamble and Autoincrement

The following pseudocode illustrates an aborted write operation followed by a single read operation, assumes page address has been written. For multiple read operations, autoincrement would be set to on (as shown in Fig. 4-29).

```
Send start condition.
Send 10010(AD1)(AD0)0 (chip address and write operation).
Receive acknowledge bit.
Send MAP byte, autoincrement off.
Receive acknowledge bit.
Send stop condition, aborting write.
Send start condition.
Send 10010(AD1)(AD0)1 (chip address and read operation).
Receive acknowledge bit.
Receive byte, contents of selected register.
Send acknowledge bit.
Send stop condition.
```

#### **4.11 Reset**

The CS43L36 offers the reset options described in Table 4-14.

 Reset
 Cause
 Result

 Device hard reset
 Asserting RESET
 If RESET is asserted, all registers (both VP and VD\_FILT domains) and all state machines are immediately set to their defaults. No operation can begin until RESET is deasserted. Before normal operation can begin, RESET must be asserted at least once after the VP supply is first brought up.

 Power-on reset (POR)
 Power up
 If VD\_FILT is lower than the POR threshold, the VD\_FILT register fields and the state machines are held in reset, setting them to their default values/states. This does not reset the VP registers. The POR releases the reset when the VD\_FILT supply goes above the POR threshold. VL and VA supplies must be turned at the same time the VD\_FILT supply is turned on.

Table 4-14. Reset Summary

## 4.12 Interrupts

The following sections describe the CS43L36 interrupt implementation.

### 4.12.1 Standard Interrupts

The interrupt output pin,  $\overline{\text{INT}}$ , is used to signal the occurrence of events within the device's interrupt status registers. Events can be masked individually by setting corresponding bits in the interrupt mask registers. Table 4-15 lists interrupt status and mask registers. The configuration of mask bits determines which events cause the immediate assertion of INT:

- When an unmasked interrupt status event is detected, the status bit is set and INT is asserted.
- When a masked interrupt status event is detected, the interrupt status bit is set, but INT is not affected.

Once asserted, INT remains asserted until all status bits that are unmasked and set have been read. Interrupt status bits are sticky and read-to-clear: Once set, they remain set until the register is read and the associated interrupt condition is not present. If a condition is still present and the status bit is read, although INT is deasserted, the status bit remains set.



To clear status bits set due to initiation of a path or block, the status bits must be read after the corresponding module is enabled and before normal operation begins. Otherwise, unmasking previously set status bits causes assertion of INT.

Table 4-15. Interrupt Status Registers and Corresponding Mask Registers—0x13

Interrupt Source Status Register	Interrupt Mask Register
SRC Interrupt Status (Section 7.4.2)	SRC Interrupt Mask (Section 7.4.11)
ASP RX Interrupt Status (Section 7.4.3)	ASP RX Interrupt Mask (Section 7.4.12)
DAC Interrupt Status (Section 7.4.4)	DAC Interrupt Mask (Section 7.4.13)
Detect Interrupt Status 1 (Section 7.4.5)	Detect Interrupt Mask 1 (Section 7.7.5)
SRC Partial Lock Interrupt Status (Section 7.4.6)	SRC Partial Lock Interrupt Mask (Section 7.4.14)
VP Monitor Interrupt Status (Section 7.4.7)	VP Monitor Interrupt Mask (Section 7.4.15)
PLL Lock Interrupt Status (Section 7.4.8)	PLL Lock Mask (Section 7.4.16)

As Table 4-16 indicates, interrupt sources are categorized into two groups:

- Condition-based interrupt source bits are set when the condition is present and they remain set until the register is read and the condition that caused the bit to assert is no longer present.
- Event-based interrupt source bits are cleared when read. In the absence of subsequent source events, reading one of these status bits returns a 0.

Table 4-16. Interrupt Source Types

Group	Status Registers	Interrupt Source Type
Tip sense debounce (see Section 7.2.7)	TS_UNPLUG_DBNC	Event
	TS_PLUG_DBNC	Event
Channel Overflow Interrupt	CHA_OVFL	Event
(see Section 7.4.1)	CHB_OVFL	Event
Serial port	ASPRX_OVLD	Event
(see Section 7.4.2, Section 7.4.3)	ASPRX_ERROR	Event
	ASPRX_LATE	Event
	ASPRX_EARLY 1	Event
	ASPRX_NOLRCK <sup>1</sup>	Condition
	SRC_IUNLK	Condition
	SRC_ILK	Condition
Global (see Section 7.4.4)	PDN_DONE	Condition
Headset (see Section 7.4.5)	TIP_SENSE_PLUG	All are events.
	TIP_SENSE_UNPLUG	
DAC (see Section 7.4.6)	DAC_LK	Condition
VP monitor (see Section 7.4.7)	VPMON_TRIP	Condition
PLL (see Section 7.4.8)	PLL_LOCK	Condition
Tip sense plug/unplug status (see	TS_UNPLUG	Events. Although a true event interrupt
Section 7.4.9)	TS PLUG	clears when read, these dynamically reflect
,		the state of the debounced input signal.

<sup>1.</sup> Reading this bit following an early LRCK/SM error/no LRCK returns a 1. Subsequent reads return a 0. Valid LRCK transitions or exiting the transmit overflow condition rearms the detection of the corresponding event. See Table 4-9 for details.

## 4.13 FILT+ Operation

FILT+ provides the internal voltage reference for the D/A converters. When powering-up the codec, FILT+ rises to its operating voltage in less than 10 ms when exiting from Power Down Mode (PDM) state.

If the integrated fractional-N PLL is enabled while the headphone interface is disabled when FILT+ is at its operating voltage, FILT+ will start discharging and drop to 0 V.

When the headphone interface is later enabled, it may take up to 1 second for FILT+ to rise again to its operating voltage. In this scenario, the headphone interface may begin operation before FILT+ is fully charged, causing unwanted distortion.

To prevent this issue, set PDN ALL and clear PLL START before applying any recommended power-up sequence.



# 5 System Applications

This section provides recommended procedures and instruction sequences for standard operations.

### 5.1 Power-Up Sequence

Note: Set PDN\_ALL and clear PLL\_START before applying any recommended power-up sequence.

Ex. 5-1 is the procedure for implementing HP playback from the ASP. This example sequence configures the CS43L36 for SCLK = 12.288 MHz, LRCK = 48 kHz, and TDM playback, in Slave Mode.

Example 5-1. Power-Up Sequence

STEP	TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Apply all relevant power	supplies, then assert RST before applying SCLk	K and LRCK to the	e CS43L36.
2	Wait 2.5 ms.			
3	Power up the DAC.	Power Down Control 2. 0x1102	0x83	
		Reserved DISCHARGE_FILT+ SRC_PDN_OVERRIDE Reserved DAC_SRC_PDNB	100 0 0 0 1	FILT+ is not clamped to ground. SRC is powered up. DAC SRC is powered up.
		Reserved	1	— DAG SING IS powered up.
4	Configure the device's A			
	4.1 Configure switch	Oscillator Switch Control. 0x1107	0x01	
	from RCO to SCLK.	Reserved SCLK PRESENT	0000 000	SCLK is present.
	4.2 Power down the	Oscillator Switch Status, 0x1109	0x01	
	RCO.	Reserved OSC PDNB STAT OSC_SW_SEL_STAT	0000 0 0 01	RCO powered down RCO selected for internal MCLK
	4.3 Configure device's	MCLK Control. 0x1009	0x02	
	internal sample rate with the applied MCLK signal.	Reserved INTERNAL_FS Reserved	0000 00 1 0	Internal sample rate is MCLK/256= 48 kHz.
	4.4 Select MCLK	MCLK Source Select. 0x1201	0x00	
	source.	Reserved	0000 00	_
		MCLKDIV MCLK_SRC_SEL	0	Divide by 1. SCLK pin is MCLK source.
	4.5 Configure the FSYNC period.	FSYNC Period, Lower Byte. 0x1205	0xFF	
		FSYNC_PERIOD_LB		256 SCLKs per LRCK lower byte.
	4.6 Configure the FSYNC period.	FSYNC Period, Upper Byte. 0x1206	0x00	
		FSYNC_PERIOD_UB		00 SCLKs per LRCK upper byte
	<ol> <li>4.7 Configure FSYNC pulse width.</li> </ol>	FSYNC Pulse Width, Lower Byte. 0x1203	0x1F	
	•	FSYNC_PULSE_WIDTH_LB		LRCK is one SCLK Wide.
	4.8 Configure the ASP clock.	ASP Clock Configuration 1. 0x1207	0x00	
	GIOCK.	Reserved ASP_SCLK_EN ASP_HYBRID_MODE RESERVED ASP_SCHOOL IN DAC	00 0 0 0 0	ASP SCLK disabled. LRCK is an input from an external source. SCLK input drive polarity for DAC is normal.
		ASP_SCPOL_IN_DAC ASP_LCPOL_OUT ASP_LCPOL_IN	0 0	LRCK output drive polarity is normal.  LRCK input polarity (pad to logic) is normal.
	4.9 Configure the ASP	ASP Frame Configuration. 0x1208	0x10	
	frame.	Reserved ASP_STP ASP_5050 ASP_FSD	000 1 0 000	— Frame begins when LRCK transitions low to high LRCK duty cycle per FSYNC_PULSE_WIDTH_LB/UB Zero SCLK frame start delay
	4.10 Configure serial port	Serial Port Receive Channel Select. 0x2501	0x04	•
	receive channel positions.	Reserved SP_RX_CHB_SEL	0000 01	SP RX Channel B position is 1.
	4.11 Set receive comple	SP_RX_CHA_SEL Serial Port Receive Sample Rate. 0x2503	00 0x8C	SP RX Channel A position is 0.
	4.11 Set receive sample rate.	Reserved SP_RX_FS	100 0 1100	— SP receive sample rate = 48 kHz.
	4.12Configure the SRC	SRC Input Sample Rate. 0x2601	0x20	or receive sample rate - 40 KHZ.
	sample rate detection.	Reserved SRC_SDIN_FS	0010 0000	— ASP sample rate is autodetected.



10 The headphone amplifier is operational after 10 ms.

E	xample 5-1. Power-Up	Sequence (Cont.)		
ГЕР	Task	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
	size to 24 bits per	ASP Receive DAI0 Channel 2 Phase and Resolution. 0x2A05	0x02	
	sample.	Reserved ASP_RX0_CH2_AP Reserved	0 0 00 00	 In 50/50 mode, channel data valid if LRCK is low.
		ASP_RX_CH2_RES	10	Size is 24 bits per sample.
		ASP Receive DAI0 Channel 2 Bit Start MSB. 0x2A06	0x00	
	the Channel 2 MSB with respect to SOF.	Reserved ASP_RX0_CH2_BIT_ST_MSB	0000 000 0	ASP receive bit start MSB = 0.
		ASP Receive DAI0 Channel 2 Bit Start LSB. 0x2A07	0x18	
	the Channel 2 LSB with respect to SOF.	ASP_RX0_CH2_BIT_ST_LSB	0001 1000	DASP transmit bit start LSB = 24.
		Serial Port SRC Control. 0x1007	0x10	
	bypass.	Reserved I2C DRIVE	0001 0	— I2C output drive strangth normal
		Reserved	0	I <sup>2</sup> C output drive strength normal
		SRC_BYPASS_DAC Reserved	0	SRC not bypassed for DAC path
5	Enable SCLK.	ASP Clock Configuration 1. 0x1207	0x20	
	•	Reserved	00	ASP SCLK enabled.
		ASP_SCLK_EN ASP_HYBRĪD_MODE	1 0	LRCK is an input generated from SCLK.
		Reserved	0	_
		ASP_SCPOL_IN_DAC ASP_LCPOL_OUT	0 0	SCLK input drive polarity for DAC is normal. LRCK output drive polarity is normal.
		ASP_LCPOL_IN	0	LRCK output drive polarity is normal.  LRCK input polarity (pad to logic) is normal.
3	Configure the DAC.	DAC Control 1. 0x1F01	0x00	
	•	Reserved	0000 00	
		DACB_INV DACA_INV	0 0	DACA signal not inverted.  DACB signal not inverted.
7	Configure the appropriate	volume controls and DAC source selects.		DAOD Signal not inverted.
		Channel A Input Volume. 0x2301	0x00	
	0 dB.	Reserved	00	<del>-</del>
		CHA_VOL		Input A is set to 0 dB.
	7.2 Set Mixer B input to 0 dB.	Channel B Input Volume. 0x2303	0x00	
	O GD.	Reserved CHB VOL	00 00 0000	Input B is set to 0 dB.
3	Configure the HP control.	<del>-</del>	0x03	
		Reserved	0000	_
		ANA_MUTE_B	0	Channel B is unmuted.
		ANA_MUTE_A FULL SCALE VOL	0 1	Channel A is unmuted.
		Reserved	1	Full-scale volume is -6dB for headphone output.  —
9	Power up the DAC/HP.	Power Down Control 1. 0x1101	0x96	
	•	Reserved	1	
		ASP_DAI_PDN MIXED_DDN	0 0	ASP input path is powered up.
		MIXĒR_PDN Reserved	1	Mixer is powered up.
		HP_PDN	Ó	HPOUT powered up.
		Reserved	11	_ ` `
		PDN_ALL	0	DAC powered up.



# 5.2 Power-Down Sequence

Ex. 5-2 is the procedure for powering down the HP playback.

**Example 5-2. Power-Down Sequence** 

STEE	P TASK	REGISTER/BIT FIELDS	VALUE	DESCRIPTION
1	Configure the DAC/volume		VALUE	DESCRIPTION
•	O .	Channel A Input Volume. 0x2301	0x3F	
	The Mate Volume / Cimpat	Reserved	00	
		CHA_VOL		Input A is muted.
	1.2 Mute Volume B input	Channel B Input Volume. 0x2303	0x3F	
	a.s relae 2par	Reserved	00	_
		CHB_VOL		Input B is muted.
	1.3 Mute Channel A and	_	0x0F	•
	B inputs.	Reserved	0000	
		ANA_MUTE_B	1	Channel B is muted.
		ANA_MUTE_A	1	Channel A is muted.
		FULL_SCALE_VOL Reserved	1	Full-scale volume is –6 dB for headphone output.
	1.4 Disable SCLK.	ASP Clock Configuration 1. 0x1207	0x00	
	1.4 Disable SCEN.		00	
		Reserved ASP SCLK EN	00	ASP SCLK disabled.
		ASP HYBRID MODE	ŏ	LRCK is an output generated from SCLK.
		Reserved	0	<del>-</del>
		ASP_SCPOL_IN_DAC	0	SCLK input drive polarity for DAC is normal.
		ASP_LCPOL_OUT ASP_LCPOL_IN	0	LRCK output drive polarity is normal.  LRCK input polarity (pad to logic) is normal.
2	Power down the HP	Power Down Control 1. 0x1101	0xFE	LINOIN INPUT POINTILY (PAU TO TOGIC) IS HOTTIMI.
2	amplifier.			
	шр	Reserved ASP DAI PDN	1	ASP input path is powered down
		MIXER PDN	1	Mixer is powered down
		Reserved	1	_
		HP_PDN	1	HPOUT powered down
		Reserved	11 0	— DAC powered up
2	Dower down the ACD and	PDN_ALL	0x8C	DAC powered up
3	Power down the ASP and SRC.	Power Down Control 2. 0x1102		
	cite.	Reserved DISCHARGE FILT+	100 0	FILT+ is not clamped to ground.
		SRC PDN OVERRIDE	1	SRC is powered down.
		Reserved	1	_
		DAC_SRC_PDNB	0	DAC SRC is powered down.
		Reserved	0	
4	Power down the DAC.	Power Down Control 1. 0x1101	0xFF	
		Reserved	1	—
		ASP_DAI_PDN MIXER_PDN	1	ASP input path is powered down Mixer is powered down
		Reserved	i	— Towered down
		HP PDN	1	HPOUT powered down
		Reserved	11	
		PDN_ALL	1	DAC powered down.
5	Read PDN_DONE to	DAC Interrupt Status. 0x1308	0x01	
	confirm that the DAC is completely powered down.	Reserved	0000 000	
_		PDN_DONE	1	Power-down done.
6		N_DONE status bit indicates the DAC ha		
7	Discharge the capacitor	Power Down Control 2. 0x1102	0x9C	
	attached to the FİLT+ pin.	Reserved	100	
		DISCHARGE_FILT+	1	FILT+ is clamped to ground.
		SRC_PDN_OVERRIDE Reserved	1 1	SRC is powered down.
		DAC_SRC_PDNB	0	DAC SRC is powered down.
		Reserved	ŏ	
8	If required, remove the SCI	_K signal.		
9		vant power supplies from the DAC.		
<u> </u>		and parties cupplied from the B/10.		



### 5.3 Page 0x30 Read Sequence

The following sequence is required to read from Page 0x30:

- 1. Power up Page 0x30 by clearing bit 7 of register 0x1102.
- 2. Enable Page 0x30 reads by writing the value 0x01 to register 0x1801.
- 3. Perform the read from Page 0x30.

#### 5.4 PLL Clocking

Data-path logic is in the MCLK domain, where SCLK is expected to be 12 or 24 MHz. For clocking scenarios where ASP\_SCLK is neither 12 nor 24 MHz, the PLL must be turned on to provide the desired internal MCLK. At startup, the system sets the SCLK bypass as default mode and switches to PLL output after it settles. PLL start-up time is a maximum of 1 ms.

### 5.5 VD\_FILT/VL ESD Diode

Note the following:

- If VD FILT is supplied externally, VL must be supplied before VD FILT.
- If the internal LDO is enabled, it generates VD\_FILT from VL.
- If the LDO is disabled (DIGLDO\_PDN asserted) and VD\_FILT is supplied externally; however, the LDO diode could be forward biased in cases where VD\_FILT is supplied first.
- If the LDO is disabled and VD\_FILT and VL are respectively powered via separate 1.2- and 1.8-V supplies, it is recommended to have an ESD diode between VD\_FILT and VL.



# 6 Register Quick Reference

Table 6-1 lists the register page addresses for each module.

Table 6-1. Register Base Addresses

Module Group	Page	Module	Reference
Chip-Level	0x10	Global	Section 6.1 on p. 53
	0x11	Power-down and headset detect	Section 6.2 on p. 54
	0x12	Clocking	Section 6.3 on p. 55
	0x13	Interrupt	Section 6.4 on p. 55
	0x14	Reserved	_
	0x15	Fractional-N PLL	Section 6.5 on p. 56
	0x16-0x18	Reserved	_
	0x19	Headphone load detect	Section 6.6 on p. 57
	0x1A	Reserved	_
Analog Input	0x1B	Headset Interface	Section 6.7 on p. 57
	0x1E	Reserved	_
Analog Outputs	0x1F	DAC	Section 6.8 on p. 58
	0x20	HP control	Section 6.9 on p. 58
	0x21	Class H	Section 6.10 on p. 58
	0x22	Reserved	_
Internal Modules	0x23	Mixer volume	Section 6.11 on p. 58
	0x24	Reserved	_
	0x25	AudioPort interface	Section 6.12 on p. 59
	0x26	SRC	Section 6.13 on p. 59
	0x27	Reserved	_
Serial Ports	0x28	Reserved	_
	0x29	Reserved	_
	0x2A	ASP receive	Section 6.14 on p. 59
_	0x2B-0x2F	Reserved	_
ID registers	0x30	ID registers	Section 6.15 on p. 60
	0x31–0xFF	Reserved	_

#### Notes:

- Default values are shown below the bit field names.
- Default bits marked "x" are reserved or undetermined.
- Fields shown in red are controls that are also located in the VP power supply domain.
- Fields shown in turquoise are status indicators from the VP power supply domain that are selectively raw or sticky.
- Fields shown in orange are affected by the FREEZE bit (see p. 60).

## 6.1 Global Registers

	I <sup>2</sup> C Addre	ess: 10010(AD1)(	AD0)[R/W] throu	ıgh 10010(AD1)	(AD0)0 = 0x94(	Write); 10010(AD1	1)(AD0)1 = 0x9	5 (Read)		
			ı	Page 0x10—Glo	bal Registers					
Address	Function	7	6	5	4	3	2	1	0	
0x00	Control Port Page		•		Р	AGE		•		
		0	0	0	1	0	0	0	0	
0x01–0x04 Reserved										
		х	x	х	x	x	x	x	х	
0x05	Revision ID (Read		ARE	EVID			MT	LREVID		
p. 60	Only)	х	x	x	x	x	х	x	x	
0x06	Freeze Control				_	•			FREEZE	
p. 60		0	0	0	0	0	0	0	0	
0x07	Serial Port SRC Control		-	_		I2C_DRIVE	_	SRC_ BYPASS_DAC	_	
p. 61		0	0	0	1	0	0	0	0	



	I <sup>2</sup> C Addre	ess: 10010(AD1)(	AD0)[R/W] throu	gh 10010(AD1)	(AD0)0 = 0x94(V	Vrite); 10010(AD1	)(AD0)1 = 0x9	5 (Read)	
			Р	age 0x10—Glo	bal Registers			-	
Address	Function	7	6	5	4	3	2	1	0
0x08	MCLK Status (Read Only)			-	_			INTERNAL_ FS_STAT	_
p. 61		0	0	0	0	0	0	x	0
0x09	MCLK Control			=	_			INTERNAL_FS	_
p. 61		0	0	0	0	0	0	1	0
0x0A	Soft Ramp Rate		ASR_RATE DSR_RATE						
p. 61		1	0	1	0	0	1	0	0
0x0B	Slow Start Enable	_	SI	_OW_START_E	N			_	
p. 62		0	1	1	1	0	0	0	0
0x0C-0x0D	Reserved				-	_			
		х	x	x	x	x	х	x	x
0x0E	I <sup>2</sup> C Debounce	120	C_SDA_DBNC_CN	NT	I2C_SDA_ DBNC_EN	I2C	_SCL_DBNC_	CNT	I2C_SCL_ DBNC_EN
p. 62		1	0	0	0	1	0	0	0
0x0F	I <sup>2</sup> C Stretch				12C_S1	RETCH			
p. 62		0	0	0	0	0	0	1	1
0x10	I <sup>2</sup> C Timeout	MAS_I2C_ NACK	MAS_TO_DIS	MAS_T	O_SEL	ACC_TO_DIS		ACC_TO_SEL	
p. 62		1	0	1	1	0	1	1	1
0x11-0x7F	Reserved				-				
		x	x	x	x	x	Х	x	x

# 6.2 Power-Down and Headset-Detect Registers

	1 5 Addies	J0010(AD1)		ugh 10010(AD1) Power-Down and			.,,	()	
Address	Function	7	6 Fage 0x11—F	5	4	3	2	1	0
			ь	5	-	-		1	U
0x00	Control Port Page	_	_	_		.GE	_	_	
		0	0	0	1	0	0	0	1
0x01	Power Down Control 1	_	ASP_DAI_ PDN	MIXER_PDN		HP_PDN	-	_	PDN_ALL
p. 63		1	1	1	1	1	1	1	1
0x02	Power Down Control 2		_		DISCHARGE_ FILT+	SRC_PDN_ OVERRIDE	_	DAC_SRC_ PDNB	_
p. 63		1	0	0	0	0	1	0	0
0x03	Power Down Control 3			_	I	l	VPMON_ PDNB	-	_
p. 64		0	0	1	0	0	0	0	0
0x04–0x06	Reserved					_	I		
0,000		v	v	v	v	v	v	×	
	Oscillator Switch	Х	Х	Х	Х	Х	Х	X	x SCLK
0x07	Control				_				PRESEÑT
p. 64		0	0	0	0	0	0	0	0
0x08	Reserved				-	_			
		x	x	x	x	x	x	x	x
0x09	Oscillator Switch Status (Read Only)			_			OSC_PDNB_ STAT	OSC_SW_	SEL_STAT
p. 64		0	0	0	0	0	1	0	1
0x0A-0x12	Reserved				_	_	I.	Į.	
		x	x	x	x	x	x	x	х
0x13	Tip Sense Control 1	TS_INV	_		FALL_DBNCE_1			RISE_DBNCE_T	
p. 64		0	0	0	1	1	0	1	1
0x15	Tip Sense Indicator Status (Read Only)			_		TS_UNPLUG_ DBNC	TS_PLUG_ DBNC	-	_
p. 65	' '	0	0	0	0	x	x	x	х
0x16=0x7F	Reserved		<del></del>	<del></del>		<u> </u>	<u> </u>	<u> </u>	
JA. 10 OATT					_				
		X	Х	X	X	X	X	X	Х



# 6.3 Clocking Registers

	I <sup>2</sup> C Address	: 10010(AD1)(A		ough 10010(AD1)(		Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
Address	Function	7	6	Page 0x12—Clock	king Registers	3	2	1	0
		1	ь	5	•	_	2	1	U
0x00	Control Port Page	0	0	0		GE	0	1	0
0.04	MCLK Source Select	0	0	0	1	0	0	MCLKDIV	0 MCLK_SRC_
0x01	WCLK Source Select			_	_			WICERDIV	SEL SEL
p. 65		0	0	0	0	0	0	0	0
0x02	Reserved				_	_		l	
		x	x	х	x	х	х	х	x
0x03	FSYNC Pulse Width				FSYNC_PULS	SE_WIDTH_LB			
p. 66	Lower Byte	0	0	0	0	0	0	0	0
0x04	FSYNC Pulse Width			_			FSYN	C_PULSE_WID	ΓH_UB
p. 66	Upper Byte	0	0	0	0	0	0	0	0
0x05	FSYNC Period Lower				FSYNC_P	ERIOD_LB	I.		
p. 66	Byte	1	1	1	1	_ 1	0	0	1
0x06	FSYNC Period Upper			_			FSYNC PI	ERIOD UB	
p. 66	Byte	0	0	0	0	0	0	0	0
0x07	ASP Clock			ASP SCLK	ASP	_	ASP SCPOL	ASP LCPOL	ASP LCPOL
0.01	Configuration 1			ĒN	HYBRĪD_ MODE		IN_DAC	OUT -	-IN
p. 66		0	0	0	0	0	0	0	0
80x0	ASP Frame		_	•	ASP_STP	ASP_5050		ASP_FSD	
p. 67	Configuration	0	0	0	1	0	0	0	0
0x09	Fs Rate Enable			_				FS_EN	
p. 67		0	0	0	0	0	0	0	0
0x0A	Input ASRC Clock			_	_		1	CLK_IAS	SRC_SEL
p. 67	Select	0	0	0	0	0	0	0	0
0x0B	Reserved				_	_		1	
		х	х	x	x	x	x	x	x
0x0C	PLL Divide			_	_				PREDIV
p. 67	Configuration 1	0	0	0	0	0	0	0	0
0x0D-0x7F	Reserved	-	-	-	_	_	-	1	-
		х	х	x	x	x	x	x	X

# 6.4 Interrupt Registers

			Р	age 0x13—Inter	rrupt Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page		•		PAC	GE	•		
		0	0	0	1	0	0	1	1
0x01	Reserved				_	-			
		х	x	x	x	х	x	x	х
0x02	Channel Overflow			-	_			CHA_OVFL	CHB_OVFL
p. 68	Interrupt Status (Read Only)	0	0	0	0	x	x	х	х
0x03	SRC Interrupt Status			_			SRC_IUNLK	_	SRC_ILK
p. 68	(Read Only)	0	0	0	0	Х	x	x	х
0x04	ASP RX Interrupt Status (Read Only)		_		ASPRX_OVLD	ASPRX_ ERROR	ASPRX_LATE	ASPRX_ EARLY	ASPRX NOLRCK
p. 68		0	0	0	х	x	x	x	x
0x05–0x07	Reserved					-			I.
		х	x	x	x	x	x	x	Х
0x08	DAC Interrupt Status				_				PDN_DONE
p. 69	(Read Only)	0	0	0	0	0	0	x	х
0x09	Detect Status 1 (Read Only)	_	TIP_SENSE_ PLUG	TIP_SENSE_ UNPLUG			_		
p. 69		х	x	х	x	Х	x	x	х
0x0A	Reserved		•	•		-			
		x	х	х	x	x	х	x	x



	I <sup>2</sup> C Addres	s: 10010(AD1	)(AD0)[R/W] throug			Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)	
Address	Function	7	- Pa	ge 0x13—Inte	errupt Registers	3	2	1	0
0x0B	DAC Lock Status		DAC_UNLK				DAC_LK	<u> </u>	
p. 69	(Read Only)	х	x	х	x	x	×	x	x
0x0C	Reserved		, ,		-				
		х	x	х	x	x	x	x	x
0x0D	VPMON Interrupt				_				VPMON_TRIP
p. 69	(Read Only)	0	0	0	0	0	0	0	×
0x0E	PLL Lock (Read Only)	-			_				PLL LOCK
p. 70		0	0	0	0	0	0	0	×
0x0F	Tip Sense Plug/Unplug					TS UNPLUG	TS PLUG	-	
p. 70	Interrupt Status (Read Only)	х	х	Х	x	_ x	x	x	x
0x10-0x16	,,								
OKTO OKTO	110001100	v	v	v	_	_	v	v	v
0x17	Channel Overflow	Х	Х	Х	X	Х	Х	x M_CHA_OVFL	X M_CHB_OVFL
p. 70	Interrupt Mask	0	0	0	0	1	1	1	1
•	SRC Interrupt Mask	0					M SRC	'	M_SRC_ILK
0x18	SING IIIIEITUPI Wask			_			IUNLK		W_SIXC_ILIX
p. 70		0	0	0	0	1	1	1	1
0x19	ASP RX Interrupt Mask		_		M_ASPRX_ OVLD	M_ASPRX_ ERROR	M_ASPRX_ LATE	M_ASPRX_ EARLY	M_ASPRX_ NOLRCK
p. 71		0	0	0	1	1	1	1	1
0x1A	Reserved				-	_	•		
		x	x	Х	x	x	x	x	x
0x1B	DAC Interrupt Mask				_				M_PDN_ DONE
p. 71		0	0	0	0	0	0	1	1
0x1C	DAC Lock Mask		M_DAC_UNLK		_		M_DAC_LK	-	_
p. 71		0	1	1	1	1	1	1	1
0x1D	Reserved				-	_			
		0	0	0	0	0	0	0	0
0x1E	VPMON Interrupt Mask				_				M_VPMON_ TRIP
p. 72		0	0	0	0	0	0	0	1
0x1F	PLL Lock Mask				_				M_PLL_LOCK
p. 72		0	0	0	0	0	0	0	1
0x20	Tip Sense Plug/Unplug Interrupt Mask		_			M_TS_ UNPLUG	M_TS_PLUG	-	_
p. 72		0	0	0	0	1	1	1	1
0x21-0x7F	Reserved				-		•		
		0	0	0	0	0	0	0	0

# 6.5 Fractional-N PLL Registers

	I <sup>2</sup> C Address	s: 10010(AD1)(		• • •	(AD0)0 = 0x94 (\ al-N PLL Regist	Write); 10010(AD	I)(AD0)1 = 0x95	(Read)		
Address	Function	7	6	5	4	3	2	1	0	
0x00	Control Port Page		Į.	l .	P/	AGE		1		
		0	0	0	1	0	1	0	1	
0x01	PLL Control 1				_				PLL_START	
p. 72		0	0	0	0	0	0	0	0	
0x02	PLL Division Fractional				PLL_DIV_	_FRAC[7:0]			1	
p. 73	Byte 0	0	0	0	0	0	0	0	0	
0x03	PLL Division Fractional	PLL_DIV_FRAC[15:8]								
p. 73	Byte 1	0	0	0	0	0	0	0	0	
0x04	PLL Division Fractional				PLL_DIV_F	FRAC[23:16]				
p. 73	Byte 2	0	0	0	0	0	0	0	0	
0x05	Division Integer		PLL_DIV_INT[7:0]							
p. 73		0	1	0	0	0	0	0	0	
0x06-0x07	Reserved	_								
		x	x	x	x	x	x	x	х	



			Page	0x15—Fractiona	al-N PLL Registe	ers				
Address	Function	7	6	5	4	3	2	1	0	
0x08	PLL Control 3				PLL_D	IVOUT				
p. 73		0	0	0	1	0	0	0	0	
0x09	Reserved	_								
		Х	х	x	x	x	x	х	х	
0x0A	PLL Calibration Ratio				PLL_CAL_RATIO					
p. 73		1	0	0	0	0	0	0	0	
0x0B-0x1A	Reserved				_	_				
		Х	x	x	x	x	x	x	х	
0x1B	PLL Control 4			_	_	PLL_I	MODE			
p. 73		0	0	0	0	0	0	1	1	
x1C-0x7F	Reserved				_	_				
		x	x	x	x	x	x	x	Х	

# 6.6 HP Load Detect Registers

			Page	0x19—HP Lo	ad Detect Register	s			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				GE.		*		
		0	0	0	1	1	0	0	1
0x01-0x24	Reserved				_				
		x	x	x	X	x	x	x	x
0x25	Load Detect R/C		_		CLA_STAT —			RLA	A_STAT
p. 74	Status (Read Only)	0	0	0	0	0	0	0	0
0x26	HP Load Detect Done (Read Only)				_				HPLOAD_ DET_DONE
p. 74		0	0	0	0	0	0	0	0
0x27	HP Load Detect				_				HP_LD_EN
p. 74	Enable	0	0	0	0	0	0	0	0
0x28-0x7F	Reserved				_	-			•
		x	x	x	x	x	x	x	х

# 6.7 Headset Interface Registers

	I <sup>2</sup> C Addres	ss: 10010(AD1)(	AD0)[R/W] throu	igh 10010(AD1)(	AD0)0 = 0x94 (	Write); 10010(AD	1)(AD0)1 = 0x9	5 (Read)	
			Page (	0x1B—Headset I	nterface Regis	ters			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				P/	AGE			
		0	0	0	1	1	0	1	1
0x01-0x6F	Reserved				-	_			
		x	x	x	x	x	x	х	x
0x70	Reserved				-	_			
		x	x	x	x	x	x	х	х
0x71	Wake Control	_	M_HP_W AKE	WAKEB_ MODE		_	_		WAKEB_ CLEAR
p. 74		1	1	0	0	0	0	0	0
0x72	Reserved				-	_			
		x	x	x	x	x	x	х	x
0x73	Tip Sense Control	TIP_SEN	SE_CTRL	TIP_SENSE_ INV		_		TIP_SENSE	_DEBOUNCE
p. 75		0	0	0	0	0	0	1	0
0x74	Reserved				-	_		•	
		x	x	x	x	x	x	x	x
0x75	Mic Detect Control 1	LATCH_TO_ VP	EVENT_ STATUS_SEL			_	_		
p. 75		0	0	0	1	1	1	1	1
0x76	Reserved				-	_			
		x	x	x	x	x	x	x	x
0x77	Detect Status 1 (Read	TIP_SENSE				_			
p. 76	Only)	x	x	0	X	X	x	X	x



	I <sup>2</sup> C Address: 10010(AD1)(AD0)[R/W] through 10010(AD1)(AD0)0 = 0x94 (Write); 10010(AD1)(AD0)1 = 0x95 (Read)												
	Page 0x1B—Headset Interface Registers												
Address	Function	7	6	5	4	3	2	1	0				
0x78	Reserved				_	_							
		×	x	x	x	x	x	x	x				
0x79	Detect Interrupt Mask 1	_	M_TIP_ SENSE_PLUG	M_TIP_ SENSE_ UNPLUG			_						
p. 76		1	1	1	0	0	0	0	0				
0x7A-0x7F	Reserved				-	_							
		x	X	x	x	x	x	x	x				

# 6.8 DAC Registers

	I <sup>2</sup> C Addre	ss: 10010(AD1)	(AD0)[R/W] throu	ugh 10010(AD1)(	AD0)0 = 0x94	(Write); 10010(AD1	)(AD0)1 = 0x9	5 (Read)	
				Page 0x1F—DA	C Registers				
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page					PAGE			
		0	0	0	1	1	1	1	1
0x01	DAC Control 1			_	-			DACB_INV	DACA_INV
p. 76		0	0	0	0	0	0	0	0
0x02-0x05	Reserved					_			
		х	x	x	Х	x	Х	x	x
0x06	DAC Control 2		HPOUT_P	ULLDOWN		HPOUT_LOAD	HPOUT_ CLAMP	DAC_HPF_EN	_
p. 76		0	0	0	0	0	0	1	0
0x07-0x7F	Reserved					_			
		x	x	x	Х	X	x	X	x

# 6.9 HP Control Registers

	I <sup>2</sup> C Addre	ess: 10010(AD1)(	AD0)[R/W] throu	igh 10010(AD1)(	AD0)0 = 0x94 (	Write); 10010(AD	1)(AD0)1 = 0x95	(Read)					
	Page 0x20—HP Control Registers												
Address	Function	7	6	5	4	3	2	1	0				
0x00	Control Port Page				P/	AGE							
		0	0	1	0	0	0	0	0				
0x01	HP Control		-	_		ANA_MUTE_B	ANA_MUTE_A	FULL_SCALE_ VOL	_				
p. 77		0	0	0	0	1	1	0	1				
0x02-0x7F	Reserved					_							
		0	0	0	0	0	0	0	0				

# 6.10 Class H Registers

Page 0x21—Class H Registers												
Address	Function	7	6	5	4	3	2	1	0			
0x00	Control Port Page			•	PA	GE						
		0	0	1	0	0	0	0	1			
0x01	Class H Control			_				ADPTPWR				
p. 77		0	0	0	0	0	1	1	1			
0x02-0x7F	Reserved				_	_						
		x	x	x	x	x	x	x	х			

# **6.11 Mixer Volume Registers**

	I <sup>2</sup> C Addre	ess: 10010(AD1)(A	AD0)[R/W] thro	ugh 10010(AD1)	AD0)0 = 0x94 (V)	Vrite); 10010(AD	1)(AD0)1 = 0x95	(Read)						
	Page 0x23—Mixer Volume Registers													
Address	Function	7	6	5	4	3	2	1	0					
0x00	Control Port Page				PA	GE								
		0	0	1	0	0	0	1	1					
0x01														
p. 77	Volume	0	0	1	1	1	1	1	1					
0x02	Reserved			•	-	_								
		x	x	x	x	x	x	x	x					
0x03	Channel B Input	_	_			СНВ	_VOL							
p. 78	Volume	0	0	1	1	1	1	1	1					



	I <sup>2</sup> C Address: 10010(AD1)(AD0)[R/W] through 10010(AD1)(AD0)0 = 0x94 (Write); 10010(AD1)(AD0)1 = 0x95 (Read)											
	Page 0x23—Mixer Volume Registers											
Address	Function	7	6	5	4	3	2	1	0			
0x04-0x7F	x04–0x7F Reserved											
		х	Х	Х	Х	Х	х	x	Х			

# **6.12 AudioPort Interface Registers**

	I <sup>2</sup> C Addres	ss: 10010(AD1)	(AD0)[R/W] throu	gh 10010(AD1)	(AD0)0 = 0x94 (W	rite); 10010(A	D1)(AD0)1 = 0x95	(Read)	
			Page 0	x25—AudioPor	t Interface Regist	ers			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PAC	GE.			
		0	0	1	0	0	1	0	1
0x01	Serial Port Receive Channel Select		_	_		SP_RX	_CHB_SEL	SP_RX_0	CHA_SEL
p. 78	Channel Select	0	0	0	0	0	1	0	0
0x02	Serial Port Receive Isochronous Control	_	SP_RX_ RSYNC	;	SP_RX_NSB_POS	3	SP_RX_NFS_ NSBB	SP_RX_IS	OC_MODE
p. 78		0	0	0	0	0	1	0	0
0x03	Serial Port Receive		_				SP_RX_FS		
p. 79	Sample Rate	1	0	0	0	1	1	0	0
0x04-0x7F	Reserved				_	_			
		x	х	x	x	х	x	x	x

# 6.13 SRC Registers

Page 0x26—SRC Registers													
Address	Function	7	6	5	4	3	2	1	0				
0x00													
		0	0	1	0	0	1	1	0				
0x01	SRC Input Sample	mple SRC_SDIN_FS											
p. 79	Rate	0	1	0	0	0	0	0	0				
)x02–0x08	Reserved			•	-	_							
		x	x	x	x	x	х	х	х				
)x09–0x7F	Reserved				_	_							
		x	x	X	x	х	x	x	Х				

# **6.14 Serial Port Receive Registers**

	I <sup>2</sup> C Addres	s: 10010(AD1	)(AD0)[R/W] throug	gh 10010(AD1)	(AD0)0 = 0x94 (V)	Vrite); 10010(AD	01)(AD0)1 = 0x95	(Read)	
			Page 0x	2A—Serial Po	ort Receive Regis	ters			
Address	Function	7	6	5	4	3	2	1	0
0x00	Control Port Page				PA	.GE			•
		0	0	1	0	1	0	1	0
0x01	ASP Receive DAI0 Enable		_			ASP_RX0_ CH2_EN	ASP_RX0_ CH1_EN		_
p. 79		0	0	0	0	0	0	0	0
0x02	ASP Receive DAI0 Channel 1 Phase and	_	ASP_RX0_ CH1_AP	ASP_RX(	_CH1_RES				
p. 79	Resolution	0	0	0	0	0	0	1	1
0x03	ASP Receive DAI0 Channel 1 Bit Start MSB				_				ASP_RX0 CH1_BIT_ST_ MSB
p. 80		0	0	0	0	0	0	0	0
0x04	ASP Receive DAI0				ASP_RX0_CH	1_BIT_ST_LSB			•
p. 80	Channel 1 Bit Start LSB	0	0	0	0	0	0	0	0
0x05	ASP Receive DAI0 Channel 2 Phase and	_	ASP_RX0_ CH2_AP		-	_		ASP_RX(	_CH2_RES
p. 80	Resolution	0	0	0	0	0	0	1	1
0x06	ASP Receive DAI0 Channel 2 Bit Start MSB				_				ASP_RX0_ CH2_BIT_ST_ MSB
p. 80		0	0	0	0	0	0	0	0
0x07	ASP Receive DAI0				ASP_RX0_CH	2_BIT_ST_LSB			•
p. 80	Channel 2 Bit Start LSB	0	0	0	0	0	0	0	0



	I <sup>2</sup> C Address: 10010(AD1)(AD0)[R/W] through 10010(AD1)(AD0)0 = 0x94 (Write); 10010(AD1)(AD0)1 = 0x95 (Read)												
	Page 0x2A—Serial Port Receive Registers												
Address	Function	7	6	5	4	3	2	1	0				
0x08-0x7F	Reserved				-	_							
		Х	x	х	Х	x	х	x	Х				

## 6.15 ID Registers

				Page 0x30—II	O Registers					
Address	Function	7	6	5	4	3	2	1	0	
0x00	Control Port Page			•	PAC	GE.		•		
		0	0	1	1	0	0	0	0	
0x01–0x13	Reserved				_	-				
		x	x	x	X	x	x	x	Х	
0x14	Subrevision				SUBRE	/ISION				
p. 81		x	X	x	x	X	x	x	Х	
0x15	Device ID A and B		DEVIDA DEVIDB							
p. 81	(Read Only)	0	1	0	0	0	0	1	1	
0x16	Device ID C and D		DE\	/IDC			DE	VIDD		
p. 81	(Read Only)	1	0	1	0	0	0	1	1	
0x17	Device ID E (Read		DE\	/IDE				_		
p. 81	Only)	0	1	1	0	Х	Х	x	х	
0x-0x7F	Reserved				_	-				
		x	X	х	x	х	х	х	x	

# 7 Register Descriptions

The tables in this section give bit assignments, definitions, and default states after power-up or reset. Reserved register fields must maintain default states. Section 6 describes the red, turquoise, and orange indicators.

## 7.1 Global Registers

7.1.1 Revision ID Address 0x1005

R/O	7	6	5	4	3	2	1	0		
		ARE	EVID		MTLREVID					
Default	х	х	х	х	х	Х	х	Х		

Bits	Name	Description
7:4	AREVID	Alpha revision. CS43L36 alpha revision level. AREVID and MTLREVID form the complete device revision ID (e.g.,: A0, B2).
		0x00 0xFF
3:0	MTLREVID	Metal revision. CS43L36 metal revision level. AREVID and MTLREVID form the complete device revision ID (e.g.,: A0, B2).
		0x00 0xFF

7.1.2 Freeze Control Address 0x1006

R/W	7	6	5	4	3	2	1	0
				_				FREEZE
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	_	Reserved
0		Freeze registers. Configures a hold on all volume-control and power-down register settings. Use this bit only during normal operation after all circuit blocks in use have powered up. Using the bit when an affected circuit block is powering up could cause the change to occur immediately when power up completes (i.e., not gated by the FREEZE bit). Bits affected by FREEZE are shown in orange throughout Section 6 and Section 7.
		O (Default) Volume-control and power-down register changes take effect immediately.     Modifications made to volume-control and power-down registers take effect only after this bit is cleared.



### 7.1.3 Serial Port SRC Control

Address 0x1007

R/W	7	6	5	4	3	2	1	0
		_	_		I2C_DRIVE	_	SRC_BYPASS_DAC	_
Default	0	0	0	1	0	0	0	0

Bits	Name	Description
7:4	_	Reserved
3	I2C_ DRIVE	I <sup>2</sup> C output drive strength. Selects drive strength used for the SDA output  0 (Default) Normal  1 Decreased
2	_	Reserved
1	SRC_ BYPASS_ DAC	Bypass SRC (DAC path). Determines the bypass of the input SRCs. See Section 4.6 for details.  0 (Default) No bypass  1 Bypass. SRC_SDIN_FS (see p. 79) must be set equal to Fs <sub>INT</sub> .
0	_	Reserved

#### 7.1.4 MCLK Status

Address 0x1008

R/W	7	6	5	4	3	2	1	0
			_	_			INTERNAL_FS_STAT	_
Default	0	0	0	0	0	0	Х	0

Bits	Name	Description
7:2	_	Reserved
1		Internal sample rate status. Indicates the divide ratio from MCLK <sub>INT</sub> (set in INTERNAL_FS, see Section 7.1.5) to produce the internal sample rate for all converters.  0 Fs <sub>INT</sub> = MCLK <sub>INT</sub> /250. Indicates that the internal MCLK is 12 or 24 MHz.  1 Fs <sub>INT</sub> = MCLK <sub>INT</sub> /256. Indicates that the internal MCLK is 11.2896, 12.288, 22.5792, or 24.576 MHz.
0	_	Reserved

#### 7.1.5 MCLK Control

Address 0x1009

R/W	7	6	5	4	3	2	1	0
		INTERNAL_FS	_					
Default	0	0	0	0	0	0	1	0

Bits	Name	Description
7:2	_	Reserved
1		Internal sample rate (Fs <sub>INT</sub> ). Selects the divide ratio from MCLK <sub>INT</sub> to produce the internal sample rate for all converters. See Table 4-4 for programming details. This bit always returns zero when read. Reports status in INTERNAL_FS_STAT.  0 Fs <sub>INT</sub> = MCLK <sub>INT</sub> /250. Set if internal MCLK is 12 or 24 MHz.  1 (Default) Fs <sub>INT</sub> = MCLK <sub>INT</sub> /256. Set if internal MCLK is 11.2896, 12.288, 22.5792, or 24.576 MHz.  If MCLK <sub>INT</sub> 11.2896, 12, or 12.288 MHz, MCLKDIV must be 0. If it is 22.5792, 24, or 24.576 MHz, MCLKDIV must be 1.
0	_	Reserved

## 7.1.6 Soft Ramp Rate

Address 0x100A

R/W	7	6	5	4	3	2	1	0
		ASR_	RATE			DSR_		
Default	1	0	1	0	0	1	0	0

Bits	Name		Description									
			alog soft-ramp rate (number of Fs periods between steps). Selects the soft ramp rate for all analog volumes. Step size = 1 dB 2 dB for HPOUTx. See Section 4.2.2 for details.									
		0000 1 0001 2	0010 4 0011 6	0100 8 0101 11	0110 12 0111 16	1000 22 1001 24	1010 (Default) 33 1011 36	1100 44 1101 48	1110 66 1111 72			
3:0	DSR_ RATE	J		•	. ,	•	te for all digital volumes	•				
	TAIL	0000 1 0001 2	0010 4 0011 6	0100 (Default) 8 0101 1	0110 12 0111 16	1000 22 1001 24	1010 33 1011 36	1100 44 1101 48	1110 66 1111 72			



### 7.1.7 Slow Start Enable

Δd	Ы	ress	Ô١	1	n	n	F

R/W	7	6	5	4	3	2	1	0
	_	S	SLOW_START_EN	1		_	-	
Default	0	1	1	1	0	0	0	0

Bits	Name	Description
7	_	Reserved
6:4	_	Slow startup enable. Selects between fast and slow start-up times. See Section 4.2.3 for details.
	START_EN	000 Disabled. Shortens start-up time of the volume control, DAC, and HP. Useful for high-definition audio applications. 111 (Default) Enabled
3:0	_	Reserved

### 7.1.8 I<sup>2</sup>C Debounce

Address 0x100E

R/W	7 6 5		4	3	2	1	0	
		I2C_SDA_DBNC_C	CNT	I2C_SDA_DBNC_EN		I2C_SCL_DBNC_C	CNT	I2C_SCL_DBNC_EN
Default	1	0	0	0	1	0	0	0

Bits	Name	Description
7:5		I <sup>2</sup> C debounce count. Number of MCLKs to debounce SDA input
	DBNC_CNT	Note: The I2C_SDA_DBNC_CNT and I2C_SCL_DBNC_CNT settings must be identical.
		000 0 MCLKs 010 2 MCLKs 100 (Default) 4 MCLKs 110 6 MCLKs 001 1 MCLK 011 3 MCLKs 101 5 MCLKs 111 7 MCLKs
4		I <sup>2</sup> C SDA debounce enable. SDA debounce enable
	DBNC_EN	Note: The I2C_SDA_DBNC_EN and I2C_SCL_DBNC_EN settings must be identical.  0 (Default) Disabled. Must be 0 for Fast Mode or Fast-Mode Plus.  1 Enabled
3:1		I <sup>2</sup> C SCL debounce count. Number of MCLKs to debounce SCL input
	DBNC_CNT	Note: The I2C_SDA_DBNC_CNT and I2C_SCL_DBNC_CNT settings must be identical.  000 0 MCLKs 010 2 MCLKs 100 (Default) 4 MCLKs 110 6 MCLKs 001 1 MCLK 011 3 MCLKs 101 5 MCLKs 111 7 MCLKs
0		I <sup>2</sup> C SCL debounce count enable.
	DBNC_EN	Note: The settings of I2C_SDA_DBNC_EN and I2C_SCL_DBNC_EN must be identical.  0 (Default) Disabled. Must be 0 for Fast Mode or Fast-Plus Mode.  1 Enabled

### 7.1.9 I<sup>2</sup>C Stretch

Address 0x100F

R/W	7	6	5	4	3	2	1	0
				I2C_ST	RETCH			
Default	0	0	0	0	0	0	1	1

Bits	Name	Description
7:0	I2C_	I <sup>2</sup> C stretch. Number of additional MCLKs to clock stretch after the slave is ready
	STRETCH	0000 0011 (Default) 3 MCLKs

# 7.1.10 I<sup>2</sup>C Timeout

Address 0x1010

R/W	7	6	5	4	3	2	1	0
	MAS_I2C_NACK	MAS_TO_DIS	MAS_TO	)_SEL	ACC_TO_DIS		ACC_TO_SEL	
Default	1	0	1	1	0	1	1	1

Bits	Name		Description							
7		master. 0 I <sup>2</sup> C clock stretches if an A	B master I <sup>2</sup> C NACK. Determines whether clock stretching or a NACK occurs if an APB access is attempted and I <sup>2</sup> C is not APB ster.  I <sup>2</sup> C clock stretches if an APB access is attempted while I <sup>2</sup> C is not APB master.  (Default) I <sup>2</sup> C NACKs if APB access is attempted while I <sup>2</sup> C is not APB master.							
6	MAS_ TO_DIS	APB master access timeout of (Default) Enabled	lisable 1 Disabled							
5:4	MAS_ TO_SEL	APB master access timeout s 00 64 ms	elect. Determines the 01 128 ms	timeout duration. 10 256 ms	11 (Default) 512 ms					
3	ACC_ TO_DIS	APB access timeout disable. 0 (Default) Enabled	1 Disabled							



Bits	Name		Description							
2:0		APB access timeout s	B access timeout select. Determines the timeout duration in MCLKs.							
	TO_SEL	000 7 MCLKs								
		001 15 MCLKs	011 63 MCLKs	101 255 MCLKs	111 (Default) 65,535 MCLKs					

### 7.2 Power Down and Headset Detects

#### 7.2.1 Power Down Control 1

Address 0x1101

R/W	7	6	5	4	3	2	1	0
	_	ASP_DAI_PDN	MIXER_PDN	_	HP_PDN	_	_	PDN_ALL
Default	1	1	1	1	1	1	1	1

Bits	Name	Description
7	_	Reserved
6	ASP_	ASP DAI0 input path power down. Configures ASP DAI0 SDIN path power state.
	DAI_ PDN	Powered up     (Default) Powered down. Setting this bit does not tristate the serial port clock.
5	MIXER_	Mixer power down. Configures the mixer power state.
	PDN	0 The mixer is powered up. 1 (Default) The mixer is powered down.
4	_	Reserved
3	HP_	HPOUTx power down
	PDN	0 The HP driver and DACx are powered up. 1 (Default) The HP driver and DACx are powered down.
2:1	_	Reserved
0	PDN_ ALL	DAC power down. Configures the entire DAC's power state except for PLL_START. After power up (PDN_ALL: $1 \rightarrow 0$ ), individual subblocks are powered according to power-control programming. This bit is affected by LATCH_TO_VP (see p. 75).
		Note: The SRC power-down state depends on the SRC_PDN_OVERRIDE setting (see p. 63).  0 Powered up, per the individual x_PDN controls  1 (Default) Powered down. PDN_ALL must not be set without first enabling LATCH_TO_VP. After PDN_ALL is set and the entire DAC is powered down, PDN_DONE is set, indicating that SCLK can be removed.

#### 7.2.2 Power Down Control 2

Address 0x1102

R/W	7	6	5	4	3	2	1	0
		_		DISCHARGE_ FILT+	SRC_PDN_ OVERRIDE		DAC_SRC_ PDNB	_
Default	1	0	0	0	0	1	0	0

Bits	Name	Description
7:5	_	Reserved
4	DISCHARGE_ FILT+	Discharge FILT+ capacitor. Configures the state of the FILT+ pin internal clamp. Before setting this bit, ensure that the VD_FILT device input is connected to a supply, as shown in Table 3-2.
		0 (Default) FILT+ is not clamped to ground. 1 FILT+ is clamped to ground. This must be set only if PDN_ALL = 1. Discharge time with an external 2.2-μF capacitor on FILT+ is ∼46 ms.
3		SRC power down override. Configures the SRCs' power states.
	OVERRIDE	0 (Default) Power state control for the DAC SRCs, which are controlled by the following smart logic:  • DAC SRCs are off if SRC_BYPASS_DAC = 1.  • If PDN_ALL = 1, all SRCs are off.  • If PDN_ALL = 0 and the respective DAC bypass bits = 0, the following controls each SRC's power state:  —If DAI0 is enabled, the DAC SRCs are powered up.  1 DAC SRCs are controlled by DAC_SRC_PDNB.
2	_	Reserved
1		DAC SRC power down. Configures the DAC ASP power state if SRC_PDN_OVERRIDE = 1.
	PDNB	0 (Default) Power down 1 Power up audio DAC SRC only
0	_	Reserved

#### 7.2.3 Power Down Control 3

Addrass	0.44	^
Annraee	UYTT	11.

R/W	7	6	5	4	3	2	1	0
			_			VPMON_PDNB	_	
Default	0	0	1	0	0	0	0	0

Bits	Name	Description
7:3	_	Reserved
2	VPMON_ PDNB	VPMON power down. VP monitor is described in Section 4.9.1.  0 (Default) Power down VPMON.  1 Power up VPMON.
1:0	_	Reserved

#### 7.2.4 Oscillator Switch Control

#### Address 0x1107

R/W	7	6	5	4	3	2	1	0
				_				SCLK_PRESENT
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	_	Reserved
0	SCLK_	SCLK present. Used to select the internal MCLK source. See Section 4.4 for programming details.
	PRESENT	0→1 transition starts switch from RCO to selected internal MCLK (SCLK must be running first).
		1→0 transition starts switch from selected internal MCLK to RCO (SCLK must keep running during transition).
		0 (Default) SCLK may be present, but the internal MCLK is sourced from the RCO.  1 SCLK is present and the internal MCLK is sourced from the SCLK pin.

#### 7.2.5 Oscillator Switch Status

#### Address 0x1109

R/O	7	6	5	4	3	2	1	0
			_			OSC_PDNB_STAT	OSC_SW_	
Default	0	0	0	0	0	1	х	х

Bits	Name	Description					
7:3	_	Reserved					
2	OSC_ PDNB_STAT	CO power-down status. Indicates the RCO power state. See Section 4.4 for programming details.  O RCO powered down  1 (Default) RCO powered up					
1:0	OSC_SW_ SEL_STAT	RCO switch status. Indicates the RCO oscillator switch status. See Section 4.4 for programming details.  00 In transition 10–11Reserved 01 (Default) RCO selected for internal MCLK					

## 7.2.6 Tip Sense Control 1

#### Address 0x1113

R/W	7	6	5	4	3	2	1	0
	TS_INV	_	TS_		IME	TS_		IME
Default	0	0	0	1	1	0	1	1

Bits	Name	Description							
7	TS_INV								
6	_	Reserved	Reserved						
5:3	TS FALL	Tip sense falling debounce ti	me. Section 4.8.3 gives prog	ramming details.					
	DBNCE TIME	000 0 ms	010 250 ms	100 750 ms	110 1.25 s				
	_	001 125 ms	011 (Default) 500 ms	101 1.0 s	111 1.5 s				
2:0	TS_RISE_	Tip sense rising debounce tir	Fip sense rising debounce time. Section 4.8.3 gives programming details.						
	DBNCE_TIME	000 0 ms 001 125 ms	010 250 ms 011 (Default) 500 ms	100 750 ms 101 1.0 s	110 1.25 s 111 1.5 s				



# 7.2.7 Tip Sense Indicator Status

#### Address 0x1115

R/O	7	6	5	4	3	2	1	0
		_	_		TS_UNPLUG_ DBNC	TS_PLUG_ DBNC		_
Default	0	0	0	0	х	х	х	х

Bits	Name	Description
7:4	_	Reserved
3	TS_ UNPLUG_ DBNC	Tip sense unplug debounce status. See Section 4.8.3 for details. Setting TS_INV reverses the meaning of this bit.  0 Condition is not present.  1 Condition is present.
2	TS_PLUG_ DBNC	Tip sense plug debounce status. See Section 4.8.3 for details. Setting TS_INV reverses the meaning of this bit.  0 Condition is not present.  1 Condition is present.
1:0	_	Reserved

## 7.3 Clocking Registers

### 7.3.1 MCLK Source Select

Address 0x1201

R/W	7	6	5	4	3	2	1	0
			_	_			MCLKDIV	MCLK_SRC_SEL
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:2	_	Reserved
1		Master clock divide ratio. Selects the divide ratio between the selected MCLK source and the MCLK <sub>INT</sub> . Section 4.4.2 lists supported MCLK rates and their associated programming settings.  0 (Default) Divide by 1 (source MCLK <sub>INT</sub> = ~12 MHz).  1 Divide by 2 (source MCLK <sub>INT</sub> = ~24 MHz)  Note: Change this field only if PDN_ALL = 1.
0	MCLK_ SRC_ SEL	Master clock source select. Selects the internal master clock source. For programming details and examples, see Section 4.4.  0 (Default) SCLK pin  1 PLL clock

# 7.3.2 FSYNC Pulse Width, Lower Byte

Address 0x1203

R/W	7	6	5	4	3	2	1	0					
		FSYNC_PULSE_WIDTH_LB											
Default	0	0	0	0	0	0	0	0					

Bits	Name	Description
7:0	FSYNC_	FSYNC pulse width LB. FSYNC_PULSE_WIDTH_UB   FSYNC_PULSE_WIDTH_LB provides an 11-bit field to set the duty
		cycle of LRCK in Hybrid-Master Mode. These combined value forms an integer number of SCLK periods within an LRCK
	_	frame that governs the LRCK high time. See Section 4.5.2 for usage details and Section 5 for a programming example. The
	LB	value must be 1 less than the desired width of the LRCK pulse, measured in SCLK counts, as illustrated by the value below.
		FSYNC_PULSE_WIDTH_UB   FSYNC_PULSE_WIDTH_LB yield the following setting value:
		000 0000 0000 (Default) LRCK is one SCLK wide.

# 7.3.3 FSYNC Pulse Width, Upper Byte

Address 0x1204

R/W	7	6	5	4	3	2	1	0
			FSYN	C_PULSE_WIDT	H_UB			
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:3	_	Reserved
2:0	FSYNC_PULSE_ WIDTH_UB	FSYNC pulse width UB. See description for FSYNC_PULSE_WIDTH_LB in Section 7.3.2.  000 (Default)



# 7.3.4 FSYNC Period, Lower Byte

Δd	d	ress	UX.	120

R/W	7	6	5	4	3	2	1	0				
	FSYNC_PERIOD_LB											
Default	1	1	1	1	1	0	0	1				

Bit	Name	Description
7:0	FSYNC_	FSYNC period LB. FSYNC_PERIOD_UB   FSYNC_PERIOD_LB controls frequency (number of SCLKs per LRCK) of LRCK
	PERIOD_	for ASP. Section 4.5.2 for details on how this register is used and Section 5 for a programming example. The final SCLKs per
	LB	LRCK count is +1 of the value set in the UB LB register field
		FSYNC_PERIOD_UB   FSYNC_PERIOD_LB yield the following setting values: 0x000 1 SCLK/LRCK 0x0F9 (Default) 250 SCLKs/ LRCK 0xFFF 4096 SCLKs/ LRCK

# 7.3.5 FSYNC Period, Upper Byte

#### Address 0x1206

R/W	7	6	5	4	3	2	1	0	
		_	_		FSYNC_PERIOD_UB				
Default	0	0	0	0	0	0	0	0	

Bits	Name	Description
7:4	_	Reserved
3:0	FSYNC_	FSYNC period UB. See description for FSYNC_PERIOD_LB in Section 7.3.4.
	PERIOD_UB	0000 (Default)

# 7.3.6 ASP Clock Configuration 1

#### Address 0x1207

R/W	7	6	5	4	3	2	1	0
		_	ASP_SCLK_EN	ASP_HYBRID_MODE	_	ASP_SCPOL_IN_DAC	ASP_LCPOL_OUT	ASP_LCPOL_IN
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:6	_	Reserved
5	ASP_SCLK_	ASP SCLK enable. Must be set if DAI functionality is used.
	EN	0 (Default) Disabled 1 Enabled
4		ASP Hybrid-Master Mode. Allows the internal LRCK to be generated from SCLK. See Fig. 4-15 for details.
	HYBRID_ MODE	0 (Default) LRCK is input from external source which is synchronous to SCLK (Slave Mode). 1 LRCK is an output generated from SCLK (Hybrid Master Mode).
3	_	Reserved
2		ASP SCLK input polarity. Determines the polarity for the DAC path. See Fig. 4-15 for details.
	IN_DAC	0 (Default) SDIN latched on falling edge 1 SDIN latched on rising edge
1		ASP LRCK output drive polarity. Determines the polarity for the ASP LRCK output drive. See Fig. 4-15 for details.
	OUT	0 (Default) Normal 1 Inverted
0		ASP LRCK input polarity. Determines ASP LRCK input polarity (pad to logic). See Fig. 4-15 for details.
	IN	0 (Default) Normal 1 Inverted



# 7.3.7 ASP Frame Configuration

<b>Address</b>	0x120	ĺ
----------------	-------	---

R/W	7	6	5	4	3	2	1	0
		_		ASP_STP	ASP_5050		ASP_FSD	
Default	0	0	0	1	0	0	0	0

Bits	Name	Description						
7:5	_	Reserved						
4		ASP start phase. Controls which LRCK/FSYNC phase starts a frame. See Section 4.5.5 for details.						
	STP	0 The frame begins when LRCK/FSYNC transitions from high to low 1 (Default) The frame begins when LRCK/FSYNC transitions from low to high						
3		ASP LRCK fixed 50/50 duty cycle. Determines whether the duty cycle is fixed or programmable. See Section 4.5.5 for details.						
	5050	0 (Default) Programmable duty cycle. Determined by FSYNC_PULSE_WIDTH_LB (see p. 65), FSYNC_PULSE_WIDTH_UB, and FSYNC_PERIOD_xSB (see p. 66). 1 50/50 Mode. Fixed 50% duty cycle						
2:0	ASP_ FSD	ASP frame-start delay. Determines the delay before the start of an ASP frame in ASP_SCLK periods. See Section 4.5.2. 000 (Default) 0 delay 001 0.5 delay 010 1.0 delay 101 2.5 delay 110–111 Reserved						

### 7.3.8 FS Rate Enable

#### Address 0x1209

R/W	7	6	5	4	3	2	1	0
			_				FS_EN	
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:3	_	Reserved
2:0	FS_EN	Fs rate enable. Provides enables for all internally generated Fs rates. 0 = disabled; 1 = enabled. Section 4.6 gives details.
		FS_EN[0] Enable IASRC 96K and lower rates. FS_EN[2] Enable IASRC 192, 176.4, and 176.471 K rates 00 (Default) All disabled

# 7.3.9 Input ASRC Clock Select

#### Address 0x120A

R/W	7	6	5	4	3	2	1	0
			_	-			CLK_IAS	SRC_SEL
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:2	_	Reserved
1:0	CLK_IASRC_ SEL	Input ASRC clock select. Selects input ASRC MCLK <sub>INT</sub> frequency. See Section 4.6 for programming details.  00 (Default) 6 MHz  01 12 MHz  10 24 MHz  11 Reserved

# 7.3.10 PLL Divide Configuration 1

#### Address 0x120C

R/W	7	6	5	4	3	2	1	0
			_			PLL_REF_INV	SCLK_I	PREDIV
Default	0	0	0	0	0	0	0	0

Bits	Name	Description						
7:3	_	Reserved						
2		Invert PLL reference clock. See Table 4.4.3 for programming guidelines.						
	INV	0 (Default) Normal 1 Inverted						
1:0	SCLK_ PREDIV	PLL reference divide select. See Table 4.4.3 for programming guidelines. 00 (Default) Divide by 1 01 Divide by 2 10 Divide by 4 11 Divide by 8						



# 7.4 Interrupt Registers

## 7.4.1 Channel Overflow Interrupt Status

#### Address 0x1302

R/O	7	6	5	4	3	2	1	0
				_			CHA_OVFL	CHB_OVFL
Default	0	0	0	0	х	х	х	х

Bits	Name	Description
7:2	_	Reserved
1	CHA_ OVFL	Channel overflow. Indicates the overrange status in the corresponding signal path. Rising-edge state transitions may cause an interrupt, depending on the programming of the associated interrupt mask bit.
0	CHB_ OVFL	No digital clipping has occurred in the data path of the respective signal source.     Digital clipping has occurred in the data path of the respective signal source.

## 7.4.2 SRC Interrupt Status

#### Address 0x1303

R/O	7	6	5	4	3	2	1	0
			_			SRC_IUNLK	_	SRC_ILK
Default	0	0	0	0	х	X	х	Х

Bits	Name	Description
7:3	_	Reserved
2	SRC_IUNLK	SRC unlock status. Indicates SRC unlock status for the input path. Status is valid only if serial-port LRCK is toggling.
		0 Locked 1 Unlocked
1	_	Reserved
0	SRC_ILK	SRC lock status. Indicates SRC lock status for the ASP input path. Status is valid only if serial-port LRCK is toggling.
		0 Unlocked 1 Locked

## 7.4.3 ASP RX Interrupt Status

#### Address 0x1304

R/O	7	6	5	4	3	2	1	0
		_		ASPRX_OVLD	ASPRX_ERROR	ASPRX_LATE	ASPRX_EARLY	ASPRX_NOLRCK
Default	0	0	0	Х	х	Х	Х	Х

Bits	Name	Description
7:5	_	Reserved
4	ASPRX_ OVLD	ASP RX request overload. Set when too many input buffers request processing at once. 0No interrupt  1 Interrupt detected. ASP RX cannot retrieve data from the internal input buffers because at least one of the following violations has occurred:  —The ASP RX core clock frequency is less than SCLK/8.
		—The LRCK frame (non-50/50 Mode) or LRCK subframe (50/50 Mode) period is less than 16 SCLK periods (assuming the ASP RX core clock frequency is equal to SCLK/8).
3	ASPRX_	ASP RX LRCK error. Logical OR of ASPRX_LATE and ASPRX_EARLY, described below.
	ERROR	0 No interrupt 1 Interrupt detected
2	ASPRX_ LATE	ASP RX LRCK late. Determines whether the number of SCLK periods per LRCK phase (high or low) is greater than the expected count, as determined by the FSYNC_PERIOD_xSB and FSYNC_PULSE_WIDTH_x fields.
		0 No interrupt 1 Interrupt detected
1	ASPRX_ EARLY	ASP RX LRCK early. Determines whether the number of SCLK periods per LRCK phase (high or low) is less than the expected count, as determined by FSYNC_PERIOD_xSB (see p. 66) and FSYNC_PULSE_WIDTH_x (see p. 65).
		0 No interrupt 1 Interrupt detected
0		ASP RX no LRCK. Determines whether the SCLK periods counted exceeds twice the value of LRCK period (FSYNC_PERIOD_xSB) without an LRCK edge.
		0 No interrupt 1 Interrupt detected



### 7.4.4 DAC Interrupt Status

#### Address 0x1308

R/O	7	6	5	4	3	2	1	0
				_				PDN_DONE
Default	0	0	0	0	0	0	0	х

Bits	Name	Description
7:1	_	Reserved
0		Power-down done. Indicates when the DAC has powered down and MCLK can be stopped, as determined by various power-control and headset-interface register settings.
		Not completely powered down     Powered down as a result of PDN_ALL having been set.

### 7.4.5 Detect Interrupt Status 1

#### Address 0x1309

R/O	7	6	5	4	3	2	1	0
	_	TIP_SENSE_PLUG	TIP_SENSE_UNPLUG			_		
Default	х	Х	Х	Х	х	Х	Х	х

Bits	Name	Description
7	_	Reserved
6	TIP_SENSE_PLUG	Tip sense plug event. Indicates the undebounced status of a plug event on the TIP_SENSE pin.1
		0 No HP plug event 1 HP plug event
5	TIP_SENSE_UNPLUG	Tip sense unplug event. Indicates the undebounced status of an unplug event on the TIP_SENSE pin.1
		0 (Default) No HP unplug event 1 HP unplug event
4:0	_	Reserved

<sup>1.</sup> It is active only if TIP\_SENSE\_CTRL (p. 75) is configured so the tip-sense circuit is powered up. If the system is configured for standby operation, the sticky version of this bit (that also accounts for events that occurred during standby) can be read back after a wake event.

## 7.4.6 SRC Partial Lock Interrupt Status

Address	0x130B	
---------	--------	--

R/O	7	6	5	4	3	2	1	0
	_	DAC_UNLK		_		DAC_LK	-	_
Default	Х	Х	Х	Х	Х	Х	Х	Х

Bits	Name	Description
7	_	Reserved
6	DAC_UNLK	ASP input SRC unlock status.
		0 Locked 1 Unlocked
5:3	_	Reserved
2	DAC_LK	ASP input partial SRC lock status.
		0 Unlocked 1 Locked
1:0	1	Reserved

## 7.4.7 VP Monitor Interrupt Status

Address	0x130D
---------	--------

R/O	7	6	5	4	3	2	1	0
				_				VPMON_TRIP
Default	0	0	0	0	0	0	0	Х

Bits	Name	Description			
7:1	_	Reserved			
0	VPMON_TRIP	VP monitor interrupt. If the VP power supply falls below 2.6 V, this bit is set. See Section 4.9.1 for details.			
		0 No interrupt 1 Interrupt detected			



1.4.6 PLL LOCK Interrupt Statu	7.4.8	Lock Interrupt Statu	3	7.4.8
--------------------------------	-------	----------------------	---	-------

Δα	hŀ	ress	Ox1	13	n	E
$\sim$	Ju	1 622	UA	u	u	_

R/O	7	6	5	4	3	2	1	0
				_				PLL_LOCK
Default	0	0	0	0	0	0	0	x

Bits	Name	Description
7:1	_	Reserved
0	PLL_LOCK	PLL lock. Indicates the lock state of the PLL.
		0 No interrupt 1 Interrupt detected

# 7.4.9 Tip Sense Plug/Unplug Interrupt Status

#### Address 0x130F

R/O	7	6	5	4	3	2	1	0
		_	-		TS_UNPLUG	TS_PLUG	-	-
Default	0	0	0	0	Х	Х	х	х

Bits	Name	Description
7:4	_	Reserved
3	TS_UNPLUG	Tip sense unplug status. See Section 4.8.3 for details. Setting TS_INV reverses the meaning of this bit.
		0 Condition is not present. 1 Condition is present.
2	TS_PLUG	Tip sense plug status. See Section 4.8.3 for details. Setting TS_INV reverses the meaning of this bit.
		Condition is not present.     Condition is present.
1:0	_	Reserved

# 7.4.10 Mixer Interrupt Mask

### Address 0x1317

R/W	7	6	5	4	3	2	1	0
			_	_			M_CHA_OVFL	M_CHB_OVFL
Default	0	0	0	0	1	1	1	1

Bit	s Name	Description
7:	! –	Reserved
1	M_CHA_OVFL	CHx_OVFL mask.
0	M_CHB_OVFL	0 Unmasked 1 (Default) Masked

# 7.4.11 SRC Interrupt Mask

#### Address 0x1318

R/W	7	6	5	4	3	2	1	0
			_			M_SRC_IUNLK	_	M_SRC_ILK
Default	0	0	0	0	1	1	1	1

Bits	Name	Description
7:3	_	Reserved
2		SRC_IUNLK mask.
	IUNLK	0 Unmasked 1 (Default) Masked
1	_	Reserved
0	M_SRC_ILK	SRC_ILK mask.
		0 Unmasked 1 (Default) Masked



# 7.4.12 ASP RX Interrupt Mask

Address 0x1319

R/W	7	6	5	4	3	2	1	0
		_		M_ASPRX_OVLD	M_ASPRX_ERROR	M_ASPRX_LATE	M_ASPRX_EARLY	M_ASPRX_NOLRCK
Default	0	0	0	1	1	1	1	1

Bits	Name	Description
7:5	_	Reserved
4	M_ASPRX_	ASPRX_OVFL mask.
	OVLD	0 Unmasked 1 (Default) Masked
3	M_ASPRX_	ASPRX_ERROR mask.
	ERROR	0 Unmasked 1 (Default) Masked
2	M_ASPRX_	ASPRX_LATE mask.
	LATE	0 Unmasked 1 (Default) Masked
1	M_ASPRX_	ASPRX_EARLY mask.
	EARLY	0 Unmasked 1 (Default) Masked
0	M_ASPRX_	ASPRX_NOLRCK mask.
	NOLRCK	0 Unmasked 1 (Default) Masked

# 7.4.13 DAC Interrupt Mask

Address 0x131B

R/W	7	6	5	4	3	2	1	0
				_				M_PDN_DONE
Default	0	0	0	0	0	0	1	1

Bits	Name	Description
7:1		Reserved
0	M_PDN_ DONE	PDN_DONE mask. 0 Unmasked
	20.12	1 (Default) Masked

## 7.4.14 SRC Partial Lock Interrupt Mask

Address 0x131C

R/W	7	6	5	4	3	2	1	0
	_	M_DAC_UNLK		_		M_DAC_LK	_	_
Default	0	1	1	1	1	1	1	1

Bits	Name	Description
7	_	Reserved
6	M_DAC_ UNLK	ASP input unlock mask.
	UNLK	0 Unmasked 1 (Default) Masked
5–3	_	Reserved
2	M_DAC_LK	ASP input lock mask.
		0 Unmasked 1 (Default) Masked
1:0	_	Reserved



# 7.4.15 VP Monitor Interrupt Mask

#### Address 0x131E

R/W	7	6	5	4	3	2	1	0
				_				M_VPMON_TRIP
Default	0	0	0	0	0	0	0	1

Bits	Name	Description
7:1	_	Reserved
0	M_ VPMON_ TRIP	VP monitor mask.  0 Unmasked. Unmask/enable this bit only when VP exceeds the detection voltage threshold; applicable to power-up conditions or if VP is not at its steady-state voltage.  1 (Default) Masked

### 7.4.16 PLL Lock Mask

#### Address 0x131F

R/W	7	6	5	4	3	2	1	0
				_				M_PLL_LOCK
Default	0	0	0	0	0	0	0	1

Bits	Name	Description
7:1	_	Reserved
0		PLL lock mask.
	LOCK	0 Unmasked 1 (Default) Masked

# 7.4.17 Tip Sense Plug/Unplug Interrupt Mask

#### Address 0x1320

R/W	7	6	5	4	3	2	1	0
		_	-		M_TS_UNPLUG	M_TS_PLUG	-	_
Default	0	0	0	0	1	1	1	1

Bits	Name	Description
7:4	_	Reserved
3	M_TS_	Tip sense unplug mask.
	UNPLUG	0 Unmasked 1 (Default) Masked
2		Tip sense plug mask.
	PLUG	0 Unmasked 1 (Default) Masked
1:0	_	Reserved

# 7.5 Fractional-N PLL Registers

#### 7.5.1 PLL Control 1

Address 0x15	01
--------------	----

R/W	7	6	5	4	3	2	1	0
				_				PLL_START
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	_	Reserved
0	PLL_	PLL start. If MCLK_SRC_SEL = 0, the PLL is bypassed and can be powered down by clearing PLL_START. See Section 4.4.3.
	START	0 (Default) Powered off. 1 Powered on



7.5.2	PLL Division Fractional Bytes 0–2  Address 0x1502–0x							
R/W	7	6	5	4	3	2	1	0
0x1502				PLL_DIV_	FRAC[7:0]			
0x1503				PLL_DIV_I	FRAC[15:8]			
0x1504				PLL_DIV_F	RAC[23:16]			
Default	0	0	0	0	0	0	0	0
•					•			•

Bits	Name	Description
7:0	PLL_DIV_ FRAC[7:0]	PLL fractional portion of divide ratio LSB. See Section 4.4.3 for details. There are 3 bytes of PLL feedback divider fraction portion: This is LSB byte; e.g., 0xFF means (2 <sup>-17</sup> + 2 <sup>-18</sup> ++2 <sup>-24</sup> )
		0000 0000 (Default)
7:0		PLL fractional portion of divide ratio middle byte; e.g., 0xFF means (2 <sup>-9</sup> + 2 <sup>-10</sup> ++2 <sup>-16</sup> ). See Section 4.4.3 for details.
	FRAC[15:8]	0000 0000 (Default)
7:0	PLL_DIV_ FRAC[23:16]	PLL fractional portion of divide ratio MSB; e.g., 0xFF means (2 <sup>-1</sup> + 2 <sup>-2</sup> ++2 <sup>-8</sup> ). See Section 4.4.3 for details.
	1 1VAC[23.10]	0000 0000 (Default)

## 7.5.3 PLL Division Integer

Address 0x1505

R/W	7	6	5	4	3	2	1	0
				PLL_D	IV_INT			
Default	0	1	0	0	0	0	0	0

Bits	Name	Description
7:0	PLL_DIV_INT	PLL integer portion of divide ratio. Integer portion of PLL feedback divider. See Section 4.4.3 for details.
		0100 0000 (Default)

## 7.5.4 PLL Control 3

Address 0x1508

_	_							
R/W	7	6	5	4	3	2	1	0
				PLL_D	IVOUT			
Default	0	0	0	1	0	0	0	0

Bits	Name	Description
7:0	PLL_	Final PLL clock output divide value. See Section 4.4.3 for configuration details.
	DIVOUT	0001 0000 (Default)

## 7.5.5 PLL Calibration Ratio

Address 0x150A

R/W	7	6	5	4	3	2	1	0
				PLL_CAL	_RATIO			
Default	1	0	0	0	0	0	0	0

Bits	Name	Description
7:0	PLL_CAL_	PLL calibration ratio. See Section 4.4.3 for configuration details. Target value for PLL VCO calibration.
	RATIO	1000 0000 (Default)

## 7.5.6 PLL Control 4

Address 0x151B

R/W	7	6	5	4	3	2	1	0
			-	_			PLL_N	MODE
Default	0	0	0	0	0	0	1	1

Bits	Name	Description
7:2	_	Reserved
1:0	PLL_	PLL bypass mode. Configures 500/512 and 1029/1024 factor bypasses. See Section 4.4.3 for configuration details.
	MODE	
		01 500/512 only (1029/1024 bypassed)



## 7.6 HP Load-Detect Registers

### 7.6.1 Load-Detect R/C Status

Address 0x1925

R/O	7	6	5	4	3	2	1	0
		_		CLA_STAT	-	_	RLA_	STAT
Default	0	0	0	0	0	0	0	0

Bits	Name	Description						
7:6	_	eserved						
4	_	Capacitor load-detection result for HPA. See Section 4.2.2 for details. <b>Note:</b> Low capacitance results were determined with $C_L$ = 1 nF; high capacitance results were determined with $C_L$ = 10 nF. 0 (Default) High capacitance ( $C_L \ge \sim 2$ nF) 1 Low capacitance ( $C_L \le \sim 2$ nF)						
1:0	RLA_STAT	Resistor load-detection result for HPA. See Section 4.2.2 for details. 00 (Default) 15 $\Omega$ 10 3 k $\Omega$ 11 Reserved						

## 7.6.2 HP Load Detect Done

Address 0x1926

R/O	7	6	5	4	3	2	1	0
				_				HPLOAD_DET_DONE
Default	0	0	0	0	0	0	0	0

В	its	Name	Description
	':1	_	Reserved
	0	_	HP load detect done. Indicates whether HP load detection is finished. See Section 4.2.2 for details.
		DET_DONE	0 (Default) HP load is not finished. 1 HP load is finished.

## 7.6.3 HP Load Detect Enable

Address 0x1927

R/O	7	6	5	4	3	2	1	0
				_				HP_LD_EN
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	_	Reserved
0	HP_LD_EN	HP load detect enable. A 0-to-1 bit transition initiates load detection. See Section 4.2.2 for details.
		0 (Default) Disabled 1 Enabled

# 7.7 Headset Interface Registers

### 7.7.1 Wake Control

Address 0x1B71

R/W	7	6	5	4	3	2	1	0
	_	M_HP_WAKE	WAKEB_MODE		-	_		WAKEB_CLEAR
Default	1	1	0	0	0	0	0	0

Bits	Name	Description
7	_	Reserved
6	M_HP_	Mask tip sense wake. <sup>1</sup> Configures the mask for the tip-sense wake status.
	WAKE	Unmasked. The occurrence of a wake interrupt affects WAKE. Before unmasking, pending wake events must be cleared via WAKEB_CLEAR.     (Default) Masked. The occurrence of a wake interrupt does not affect WAKE.
5	WAKEB_ MODE	WAKE output mode. Configures the mode of operation for the WAKE output  0 (Default) Output is latched low after a trigger event until WAKEB_CLEAR is toggled.  1 Output follows the combination logic directly (nonlatched).
4:1	_	Reserved



Bits	Name	Description
0	WAKEB_	$\overline{\text{WAKE}}$ output clear. Applicable only if $\overline{\text{WAKEB\_MODE}} = 0$ and an event triggers the $\overline{\text{WAKE}}$ output to latch low.
	CLEAR	0 (Default) WAKE output normal operation. If WAKEB_MODE = 1, WAKEB_CLEAR does not deassert WAKE, but clears TIP_SENSE_PLUG, TIP_SENSE_UNPLUG in the VP domain.
		1 WAKE output deasserted (the TIP_SENSE_PLUG, TIP_SENSE_UNPLUG bits in the VP domain are also cleared).

<sup>1.</sup> This bit can be changed only if LATCH\_TO\_VP is enabled (see p. 75).

## 7.7.2 Tip Sense Control 2

Address 0x1B73

R/W	7	6	5	4	3	2	1	0
	TIP_SEN	SE_CTRL	TIP_SENSE_INV		_			_DEBOUNCE
Default	0	0	0	0	0	0	1	0

Bits	Name	Description						
7:6		p sense control.Configures operation of the tip-sense circuit.						
	CTRL	Note: This bit can be updated only if LATCH_TO_VP (see p. 75) is enabled.  00 (Default) Disabled. The tip-sense circuit is powered down and does not report to the status registers (TIP_SENSE_PLUG and TIP_SENSE_UNPLUG in the VP domain are also cleared).  01 Digital input. Internal weak current source pull-up is disabled.  10 Reserved  11 Short detect. Internal weak current source pull-up is enabled.						
5	TIP_SENSE_	Tip sense invert. Used to invert the signal from the tip-sense circuit. Updatable only if LATCH_TO_VP is enabled.						
	INV	0 (Default) Not inverted 1 Inverted						
4:2	_	Reserved						
1:0	TIP_SENSE_	Tip sense debounce time. Sets tip sense unplug event (TIP_SENSE = 0) debounce time before status is reported.						
	DEBOUNCE	Timings are approximate and vary with MCLK <sub>INT</sub> and Fs <sub>INT</sub> .						
		00 No debounce						

## 7.7.3 Mic Detect Control 1

Address 0x1B75

R/W	7	6	5	4	3	2	1	0
	LATCH_TO	_VP EVENT_STATUS_SEL			-	_		
Default	0	0	0	1	1	1	1	1

Bits	Name	Description						
7	LATCH_ TO_VP	Latch to VP registers. Controls the transfer of writable control registers in the VD_FILT supply domain to duplicate registers in the VP supply domain. Can be used to enable setting sticky status bits in the VP domain.						
		<ul> <li>0 (Default) Inhibits the transfer of VD_FILT registers to VP registers (latched mode). Enables the setting of VP sticky status latches.</li> <li>1 Transfers VD FILT fields to VP fields (transparent mode). Disables setting of VP sticky status latches.</li> </ul>						
		Affected registers:						
		• TIP_SENSE_CTRL on p. 75 • M_HP_WAKE on p. 74 • WAKEB_MODE p. 74 • TIP_SENSE_INV on p. 75						
		Note: The description of PDN_ALL on p. 63 describes the interdependency between LATCH_TO_VP and PDN_ALL.						
6		Event status selection. Selects the level of processing on readable status originating in the VP supply domain.						
	STATUS_ SEL	O (Default) Raw (unprocessed) status events are selected.     Sticky processed status events are selected.  Affected registers:						
		• TIP_SENSE_PLUG on p. 69 • TIP_SENSE_UNPLUG on p. 69						
5:0		Reserved						



7.7.4	Detect S	tatus 1

22arhh 🕰	Ny1	R77

R/O	7	6	5	4	3	2	1	0
	TIP_SENSE				_			
Default	х	x	0	х	x	х	х	x

Bits	Name	Description
7	TIP_SENSE	TIP_SENSE circuit status. The plug-to-unplug edge is debounced for the set debounce time (see TIP_SENSE_
		DEBOUNCE, p. 75).
		0 HP not plugged in
		1 HP plugged in
6:0	_	Reserved

# 7.7.5 Detect Interrupt Mask 1

#### Address 0x1B79

R/W	7	6	5	4	3	2	1	0
	_	M_TIP_SENSE_PLUG	M_TIP_SENSE_UNPLUG			_		
Default	1	1	1	0	0	0	0	0

Interrupt mask register bits serve as a mask for the interrupt sources in the interrupt status registers. Interrupts are described in Section 4.12.

Bits	Name	Description
7	_	Reserved
6	M_TIP_ SENSE_ PLUG	TIP_SENSE_PLUG mask 0 Unmasked 1 (Default) Masked
5	M_TIP_ SENSE_ UNPLUG	TIP_SENSE_UNPLUG mask 0 Unmasked 1 (Default) Masked
4:0	_	Reserved

# 7.8 DAC Control Registers

## 7.8.1 DAC Control 1

22arhh A	Nv1	F٨	1

R/W	7	6	5	4	3	2	1	0
	_							DACA_INV
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:2	_	Reserved
1:0	DACx_INV	DACx invert signal polarity. Configures the polarity of the DAC channel x signal. See Section 4.2 for details.
		0 (Default) Not inverted 1 Inverted

## 7.8.2 DAC Control 2

#### Address 0x1F06

R/W	7	6	5	4	3	2	1	0
	HPOUT_PULLDOWN				HPOUT_LOAD	HPOUT_CLAMP	DAC_HPF_EN	_
Default	0	0	0	0	0	0	1	0

Bits	Name	Description						
7:4	PULLDOWN		though bits 2:0 are independent, the final resistance from the resistor string is dictated by the lowest resistance chosen; g., if HPOUT_PULLDOWN = 1011, a nominal 6-k $\Omega$ pull-down resistance results even if 9.6-k $\Omega$ resistance is also elected.					
		0000 (Default) 0.9 k $\Omega$ 0001–0111 0.9 k $\Omega$	1000 No pulldown 1001 9.3 k $\Omega$	1010 5.8 k $\Omega$ 1011 Reserved	1100 0.9 k $\Omega$ 1101–1111 Reserved			
3	LOAD	details.  0 (Default) 1 nF Mode 1 10 nF Mode	, ,	0 1 1	ecifications. See Section 4.2 for ad afterwards. See Section 4.2.2.			



Bits	Name	Description
2	HPOUT_	HPOUT clamp. Configures an override of the HPOUT clamp to ground when the channels are powered down.
	CLAMP	(Default) Clamp to ground when channels are powered down.     Clamp is disabled when the channels are powered down. The pulldown to GNDA depends on the HPOUT_ PULLDOWN setting.
1		DAC high-pass filter enable. Configures the internal HPF before DAC. Changes to this bit must be made only if PDN_ALL = 1. See Section 4.2 for details.
		0 Disabled. This must be cleared only for test purposes.
		1 (Default) Enabled. The corner frequency is set to $0.935 \text{ Hz}$ when $Fs_{INT} = 48 \text{ kHz}$ .
0	_	Reserved

## 7.9 HP Control Register

## 7.9.1 HP Control Address 0x2001


R/W	7	6	5	4	3	2	1	0
		_	-		ANA_MUTE_B	ANA_MUTE_A	FULL_SCALE_VOL	_
Default	0	0	0	0	1	1	0	1

Bits	Name	Description
7:4	_	Reserved
3	ANA_MUTE_	Analog mute Channel B. See Section 4.2 for details.
	В	0 Unmuted 1 (Default) Muted
2	ANA_MUTE_	Analog mute Channel A. See Section 4.2 for details.
	Α	0 Unmuted 1 (Default) Muted
1	FULL_ SCALE_VOL	Full-scale volume. Determines the maximum volume for the headphone output. See Section 4.2 for details.  0 (Default) 0 dB  1 –6 dB. This setting is recommended if the load is approximately 15 Ω.
0	_	Reserved

# 7.10 Class H Register

### 7.10.1 Class H Control

#### Address 0x2101




Bits	Name		Description					
7:3	_	Reserved						
2:0		Adaptive power adjustment. Configures how pow gives detailed descriptions of supported settings.	Adaptive power adjustment. Configures how power to HP output amplifiers adapts to the output signal level. Section 4.2					
		000 Reserved 001 Fixed, Mode 0—VP_CP Mode (±2.5V) 010 Fixed, Mode 1—VCP Mode (±VCP) 011 Fixed, Mode 2 —VCP/2 Mode (±VCP/2)	<ul> <li>100 Fixed, Mode 3 —VCP/3 Mode (±VCP/3)</li> <li>101–110 Reserved</li> <li>111 (Default) Adapt to signal. The output signal dynamically determines the voltage level.</li> </ul>					

## 7.11 Volume Control

## 7.11.1 Channel A Input Volume

Ad	dress	0x230



Bits	Name	Description						
7:6	_	Reserved						
5:0		Input attenuation. Sets the attenuation level to be applied to various stereo digital inputs. See Section 4.1 for details. Each input can be muted or attenuated from –62 to 0 dB in 1-dB steps.						
		00 0000 0 dB						



## 7.11.2 Channel B Input Volume

#### Address 0x2303

R/W	7	6	5	4	3	2	1	0
			CHB_VOL					
Default	0	0	1	1	1	1	1	1

Bits	Name		Description						
7:6	_	Reserved							
5:0			e attenuation level to be applied to various stereo digital inputs. See Section 4.1 for details. Each enuated from –62 to 0 dB in 1-dB steps.						
		00 0000 0 dB 00 0001 –1.0 dB	11 1110 –62.0 dB 11 1111 (Default) Mute.						

# 7.12 AudioPort Interface Registers

## 7.12.1 Serial Port Receive Channel Select

#### Address 0x2501

R/W	7	6	5	4	3	2	1	0
	_				SP_RX_CHB_SEL		SP_RX_CHA_SEL	
Default	0	0	0	0	0	1	0	0

Bits	Name	Description						
7:4	_	Reserved						
3:2		SP RX Channel B select for DAI0. Selects right input channel. See Section 5 for programming examples.  00 Channel 0 01 (Default) Channel 1 10 Channel 2 11 Channel 3						
1:0	SP_RX_ CHA_SEL	SP RX Channel A select for DAI0. Selects right input channel. 00 (Default) Channel 0 01 Channel 1 10 Channel 2 11 Channel 3						

### 7.12.2 Serial Port Receive Isochronous Control

#### Address 0x2502

R/W	7	6	5	4	3	2	1	0
	_	SP_RX_RSYNC		SP_RX_NSB_POS	3	SP_RX_NFS_NSBB	SP_RX_IS	OC_MODE
Default	0	0	0	0	0	1	0	0

Bits	Name	Description					
7	_	Reserved					
6	SP_RX_	Serial port receive synchronization.					
	RSYNC	(Default) Normal state     Recenter the FIFO. No read and writes when asserted					
5:3	SP_RX_ NSB_ POS	Serial-port receive null-sample bit position. Selects the position of the null byte in the resultant 16-, 24-, or 32-bit sample.					
2	SP_RX_	Serial-port receive NSB/NFS Mode select.					
	NFS_ NSBB	0 NSB Mode valid only if SP_RX_ISOC_MODE ≠ 00. 1 (Default) NFS Mode					
1:0	SP_RX_ ISOC_ MODE	Serial port receive isochronous mode. Selecting an isochronous mode allows for null removal. The ASP Rx rate bits (SP_RX_FS, see p. 79) are used only to help the device determine when to insert nulls.  00 (Default) Native mode 10 96k isochronous stream 11 192k isochronous stream					



## 7.12.3 Serial Port Receive Sample Rate

#### Address 0x2503

R/W	7	6	5	4	3	2	1	0
		_				SP_RX_FS		
Default	1	0	0	0	1	1	0	0

Bits	Name	Description							
7:5	_	Reserved							
4:0	SP_	SP receive sample rate. Co	onfigures the sampl	e rate of the SRC F <sub>SI</sub> v	when in Isochronous Mode. This	s setting autoscales when			
	RX_	configuring for a isochronou	us rate of 96 or 192	kHz with respect to th	ie 48-kHz isochronous rate, e.g	., 24-kHz setting in			
	FS	isochronous rate of 48 kHz	would be scaled to	a 48-kHz setting in is	ochronous rate of 96 kHz.				
					0 1100 (Default) 48.000 kHz	1 0000 176.400 kHz			
		0 0001 8.00 kHz							
				0 1010 44.100 kHz		1 0010 192.000 kHz			
		0 0011 11.0295 kHz 0	0111 22.059 kHz	0 1011 44.118 kHz	0 1111 96.000 kHz	1 0011–1 1111 Reserved			

## 7.13 SRC Registers

## 7.13.1 SRC Input Sample Rate

#### Address 0x2601

R/W	7	6	5	4	3	2	1	0
		_				SRC_SDIN_FS		
Default	0	1	0	0	0	0	0	0

Bits	Name	Description								
7:5	_	Reserved								
4:0	SRC_ SDIN_ FS	SRC input sample rate. Must ed 0 0000 (Default) Don't know 0 0001 8.00 kHz 0 0010 11.025 kHz 0 0011 11.0295 kHz	qual Fs <sub>int</sub> if SRC_BYP, 0 0100 12.000 kHz 0 0101 16.000 kHz 0 0110 22.050 kHz 0 0111 22.059 kHz	0 1000 24.000 kHz 0 1001 32.000 kHz 0 1010 44.100 kHz	0 1100 48.000 kHz 0 1101 88.200 kHz 0 1110 88.236 kHz 0 1111 96.000 kHz	1 0000 176.400 kHz 1 0001 176.472 kHz 1 0010 192.000 kHz 1 0011–1 1111 Reserved				

## 7.14 Serial Port Receive Registers

### 7.14.1 ASP Receive Enable

Addroce	0~2/	۱01

R/W	7	6	5	4	3	2	1	0
		_	_		ASP_RX0_ CH2_EN	ASP_RX0_ CH1_EN		ASP_RX0_2FS
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:4	_	Reserved
3:2	RX0_	ASP receive DAI0 enable. Determines whether the channel buffer gets populated.  ASP_RX0_CH1_EN = Channel 1  ASP_RX0_CH2_EN = Channel 2  0 (Default) The corresponding channel buffer does not get populated.  1 The corresponding channel buffer is populated
1	_	Reserved
0	ASP_ RX0_ 2FS	ASP receive DAI0 double-rate mode. 0 (Default) Standard sample rate, Fs (not doubled) 1 Sample rate is doubled, 2 Fs

### 7.14.2 ASP Receive DAI0 Channel 1 Phase and Resolution

#### Address 0x2A02

R/W	7	6	5	4	3	2	1	0
		ASP_RX0_CH1_AP		-	_		ASP_RX0	_CH1_RES
Default	0	0	0	0	0	0	1	1

Bits	Name	Description
7	_	Reserved
6		ASP receive DAI0 active phase. Valid only in 50/50 Mode (ASP_5050 = 1 and ASP_RX0_2FS = 0).
	CH1_AP	0 (Default) Low. In 50/50 Mode, channel data is valid if LRCK/FSYNC is low. 1 High. In 50/50 Mode, channel data is valid when LRCK/FSYNC is high.



Bits	Name	Description					
5:2	_	Reserved					
1:0	ASP_RX0_	ASP Receive DAI0 channel bit width. Sets output resolution of the ASF	Preceive DAI0 channel x samples.				
	CH1_RES	00 8 bits per sample (only for isochronous NFS and native modes)	10 24 bits per sample				
	_	01 16 bits per sample	11 (Default) 32 bits per sample				

#### 7.14.3 ASP Receive DAI0 Channel 1 Bit Start MSB

Δα	hŀ	ress	UX,	2Δ	n	9

R/W	7	6	5	4	3	2	1	0
				_				ASP_RX0_CH1_BIT_ST_MSB
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	_	Reserved
0	ASP_RX0_CH1_	ASP receive DAI0 Channel 1 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK
	BIT_ST_MSB	edge + phase lag)

#### 7.14.4 ASP Receive DAI0 Channel 1 Bit Start LSB

#### Address 0x2A04

R/W	7	6	5	4	3	2	1	0
				ASP_RX0_CH	1_BIT_ST_LSB			
Default	0	0	0	0	0	0	0	0

Bit	Name	Description
7:0	ASP_RX0_CH1_	ASP receive DAI0 Channel 1 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK
	BIT_ST_LSB	edge + phase lag)

### 7.14.5 ASP Receive DAI0 Channel 2 Phase and Resolution

#### Address 0x2A05

R/W	7 6		5	4	3	2	1	0
	_	ASP_RX0_CH2_AP	_			ASP_RX0_CH2_RES		
Default	0	0	0	0	0	0	1	1

Bits	Name	Description						
7	_	Reserved						
6	ASP_RX0_ CH2_AP	SP receive DAI0 active phase. Valid only in 50/50 Mode (ASP_5050 = 1 and ASP_RX0_2FS = 0).  0 (Default) Low. In 50/50 Mode, channel data is input when LRCK/FSYNC is low.						
	ı	1 High. In 50/50 Mode, channel data is input when LRCK/FSYNC is high.						
5:2	1	Reserved						
1:0	ASP_RX0_ CH2_RES	ASP receive DAI0 channel bit width. Sets the output resolution of the ASP receive DAI0 channel x samples.  00 8 bits per sample (valid only for isochronous NFS and native mode)  10 24 bits per sample  11 (Default) 32 bits per sample						

### 7.14.6 ASP Receive DAI0 Channel 2 Bit Start MSB

#### Address 0x2A06

R/W	7	6	5	4	3	2	1	0
				_				ASP_RX0_CH2_BIT_ST_MSB
Default	0	0	0	0	0	0	0	0

Bits	Name	Description
7:1	_	Reserved
0		ASP receive DAI0 Channel 2 bit start MSB. Configures the MSB location of the channel with respect to SOF (LRCK edge + phase lag).

#### 7.14.7 ASP Receive DAI0 Channel 2 Bit Start LSB

R/W	7	6	5	4	3	2	1	0		
	ASP_RX0_CH2_BIT_ST_LSB									
Default	0	0	0	0	0	0	0	0		

Bits	Name	Description
7:0	ASP_RX0_CH2_	ASP receive DAI0 Channel 2 bit start LSB. Configures the LSB location of the channel with respect to SOF (LRCK
	BIT_ST_LSB	edge + phase lag).



# 7.15 ID Registers

7.15.1	Subrevision	Address 0x3014
--------	-------------	----------------

R/O	7	6	5	4	3	2	1	0		
	SUBREVISION									
Default	х	х	х	x	х	х	х	x		

Bits	Name	Description
7:0	SUBREVISION	Subrevision. Identifies the CS43L36 subrevision. The Page 0x30 read sequence in Section 5.3 must be followed to read
		this register.
		0000 0011 Initial version.

### 7.15.2 Device ID A and B

#### Address 0x3015

R/O	7	6	5	4	3	2	1	0
		DE\	/IDA		DEVIDB			
Default	0	1	0	0	0	0	1	1

## 7.15.3 Device ID C and D

#### Address 0x3016

R/O	7	6	5	4	3	2	1	0
		DEV	IDC			DEV	IDD	
Default	1	0	1	0	0	0	1	1

## 7.15.4 **Device ID E**

#### Address 0x3017

R/O	7	6	5	4	3	2	1	0
	DEVIDE					_	_	
Default	0	1	1	0	x	х	х	x

Bits	Name	Description
	DEVIDA DEVIDC DEVIDE	
3:0	DEVIDB DEVIDD	



## 8 PCB Layout Considerations

The following sections provide general guidelines for PCB layout to ensure the best performance of the CS43L36.

### 8.1 Power Supply

As with any high-resolution converter, to realize its potential, the CS43L36 requires careful attention to power supply and grounding arrangements. Fig. 2-1 shows the recommended power arrangements, with VA and VCP connected to clean supplies. VL, which powers the digital circuitry, may be run from the system logic supply. Alternatively, VL may be powered from the analog supply via a ferrite bead. In this case, no additional devices should be powered from VL.

### 8.2 Grounding

Note the following:

- Extensive use of power and ground planes, ground-plane fill in unused areas, and surface-mount decoupling capacitors are recommended.
- Decoupling capacitors should be as close as possible to the CS43L36 pins.
- To minimize inductance effects, the low-value ceramic capacitor must be closest to the pin and mounted on the same side of the board as the CS43L36.
- To avoid unwanted coupling into the modulators, all signals, especially clocks, must be isolated from the FILT+ pin.
- The FILT+ capacitor must be positioned to minimize the electrical path from the pin to GNDA.
- The +VCP\_FILT and –VCP\_FILT capacitors must be positioned to minimize the electrical path from each respective pin to GNDCP.

#### 8.3 QFN Thermal Pad

The CS43L36 comes in a compact QFN package, the underside of which reveals a large metal pad that serves as a thermal relief to provide maximum heat dissipation. This pad must mate with a matching copper pad on the PCB and must be electrically connected to ground. A series of vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers. For best performance in split-ground systems, connect this thermal to GNDA.



# 9 Plots

# 9.1 Digital Filter Response

# 9.1.1 Highpass Filter—DAC




Figure 9-1. DAC HPF Response

# 9.1.2 DAC to HP, Fs<sub>int</sub> = 44.118 kHz, MCLK = 136 x LRCK




Figure 9-2. Passband—DAC, Fs<sub>int</sub> = 44.118 kHz




Figure 9-4. Transition Band—DAC, Fs<sub>int</sub> = 44.118 kHz




Figure 9-6. Phase Response—DAC, Fs<sub>int</sub> = 44.118 kHz




Figure 9-3. Stopband—DAC,  $Fs_{int}$  = 44.118 kHz




Figure 9-5. Transition Band (Detail)—DAC, Fs<sub>int</sub> = 44.118 kHz

# 9.1.3 DAC to HP, Fs<sub>int</sub> = 48.000 kHz, MCLK = 125 x LRCK




Figure 9-7. Passband—DAC, Fs<sub>int</sub> = 48.000 kHz




Figure 9-9. Transition Band—DAC, Fs<sub>int</sub> = 48.000 kHz




Figure 9-11. Phase Response—DAC, Fs<sub>int</sub> = 48.000 kHz




Figure 9-8. Stopband—DAC, Fs<sub>int</sub> = 48.000 kHz




Figure 9-10. Transition Band (Detail)—DAC,  $Fs_{int} = 48.000 \text{ kHz}$ 

# 9.1.4 SDIN ASRC, Fs<sub>INT</sub> = 48 kHz




Figure 9-12. Passband—ASRC, Notch Disabled




Figure 9-14. Transition Band—ASRC, Notch Disabled




Figure 9-13. Stopband—ASRC, Notch Disabled





Figure 9-15. Phase Response—ASRC, Notch Disabled



## 10 Package Dimensions

# 10.1 WLCSP Package Dimensions



#### Notes:

- Dimensioning and tolerances per ASME Y 14.5M-1994.
- The Ball A1 position indicator is for illustration purposes only and may not be to scale.
  Dimension "b" applies to the solder sphere diameter and is measured at the maximum solder-ball diameter, parallel to primary Datum Z.

Table 10-1. WLCSP Package Dimensions

Dimension	Millimeters					
Dilliension	Minimum	Nominal	Maximum			
A	0.443	0.474	0.505			
A1	0.148	0.174	0.200			
A2	0.284	0.300	0.316			
M	BSC	2.100	BSC			
N	BSC	2.100	BSC			
b	0.225	0.250	0.300			
С	REF	0.272	REF			
d	REF	0.272	REF			
е	BSC	0.350	BSC			
X	2.614	2.644	2.674			
Y	2.614	2.644	2.674			
ccc = 0.015 ddd = 0.015						

Note: Controlling dimension is millimeters.



# 10.2 QFN Package Dimensions




Table 10-2. QFN Package Dimensions

Dimension	mm					
Dilliension	Minimum	Nominal	Maximum			
Α	0.7	0.75	0.8			
A1	0.00	0.035	0.05			
A2	_	0.55	0.67			
A3		0.203 REF				
b	0.15	0.20	0.25			
D		5.00 BSC				
K	3.4 3.5		3.6			
е	0.40 BSC					
E	5.00 BSC					
J	3.4 3.5		3.6			
L	0.35	0.40	0.45			
aaa	0.10					
bbb	0.10					
CCC	0.08					
ddd	0.10					
eee	0.10					



## 11 Thermal Characteristics

Table 11-1. Typical JEDEC Four-Layer, 2s2p Board Thermal Characteristics

Parameter <sup>1</sup>	Symbol	QFN	WLCSP	Unit
Junction-to-ambient thermal resistance	$\theta_{\sf JA}$	35.0	52.0	°C/W
Junction-to-board thermal resistance	$\theta_{JB}$	9.0	17.8	°C/W
Junction-to-case thermal resistance	$\theta_{\sf JC}$	0.98	0.15	°C/W
Junction-to-board thermal-characterization parameter	$\Psi_{JB}$	8.9	17.7	°C/W
Junction-to-package-top thermal-characterization parameter	$\Psi_{JT}$	0.19	0.04	°C/W

<sup>1.</sup> Thermal setup:

Still air @ maximum allowed ambient temperature

JEDEC 2s2p printed wiring board (JEDEC Standard JESD51-11, June 2001)

Size: 114.5 x 101.5 x 1.6 mm

## 12 Ordering Information

Table 12-1. Ordering Information

Product	Description	Package	RoHS Compliant	Grade	Temperature Range	Container	Order#
CS43L36	,	40-pin QFN	Yes	Extended	–40 to +85°C	Tape and reel	CS43L36-CNZR
	High-Performance Audio DAC with			Commercial		Tray	CS43L36-CNZ
	Class H Headphone Drivers	49-ball WLCSP	Yes	Extended Commercial	-40 to +85°C	Tape and reel	CS43L36-CWZR

### 13 References

- NXP Semiconductors, UM10204 Rev. 06, April 2014, The I<sup>2</sup>C-Bus Specification and User Manual, http://www.nxp.com
- JEDEC Solid State Technology Association, *Guidelines for Reporting and Using Electronic Package Thermal Information*, *JEDEC Standard No. 51-12.01*, November 2012, http://www.jedec.org/



# 14 Revision History

Table 14-1. Revision History

Revision	Changes
F2 AUG '17	<ul> <li>Changed references to VD to VD_FILT in Section 5.5.</li> <li>Updated VL/VD_FILT ordering in Section 4.9.</li> <li>Relabelled the Y axes in Fig. 4-8 and Fig. 4-10 in Section 4.3.3.</li> </ul>
F3 JAN '18	<ul> <li>Added missing text in first bullet in Section 5.5.</li> <li>Updated QFN package dimensions diagram in Section 10.2 (Aesthetic only—no content change).</li> <li>Added footnote 1 and updated package certification information in Table 12-1 (Nomenclature change only; no change to package).</li> </ul>
F4 DEC '18	<ul> <li>Updated headset connection in Fig. 2-1.</li> <li>Updated minimum and maximum values for the external voltage applied to pin parameter in Table 3-2.</li> <li>Updated Footnote 2 and 3 in Table 3-12.</li> <li>Added a note about interchangeable terms in Section 4.</li> <li>Minor update to Step 8 in Section 4.2.2.</li> <li>Minor update to last sentence in Section 4.4.1.2.</li> <li>Updated Fig. 4-18.</li> <li>Clarified behavior of VP Monitor in Section 4.9.1.</li> <li>Added Section 4.13, FILT+ Operation.</li> <li>Added a note about setting or clearing specific enable bits before performing any power-up sequence in Section 5.1.</li> <li>Updated bit field names and descriptions for ASP Receive Enable in Section 6.14 and Section 7.14.1.</li> <li>Corrected bit field value for PDN_ALL in Step 4 of Ex. 5-2.</li> <li>Updated description for ASP_SCPOL_IN_DAC in Section 7.3.6.</li> <li>Removed Footnote 1 in Table 12-1.</li> <li>Updated legal boilerplate wording.</li> </ul>

**Important**: Please check with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.



#### **Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find the one nearest you, go to www.cirrus.com.

#### **IMPORTANT NOTICE**

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2014-2018 Cirrus Logic, Inc. All rights reserved.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Cirrus Logic:

CS43L36-CWZR CS43L36-CNZR CS43L36-CNZ