IS64LV25616AL



256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY

JULY 2006

FEATURES

- High-speed access time: 10, 12 ns
- CMOS low power operation
- Low stand-by power: Less than 5 mA (typ.) CMOS stand-by
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Temperature Offerings: Option A1: -40°C to +85°C
 Option A2: -40°C to +105°C
 Option A3: -40°C to +125°C
- Lead-free available

DESCRIPTION

The *ISSI* IS64LV25616AL is a high-speed, 4,194,304-bit static RAM organized as 262,144 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The IS64LV25616AL is packaged in the JEDEC standard 44-pin TSOP Type II and 48-pin Mini BGA (8mm x 10mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

IS64LV25616AL



TRUTH TABLE

						I/O	PIN	
Mode	WE	CE	ŌĒ	LB	UB	I/00-I/07	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L	H X	X H	X H	High-Z High-Z	High-Z High-Z	lcc
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Douт Douт	Icc
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Din Din	Icc

PIN CONFIGURATIONS 44-Pin TSOP (Type II)

	A0 1 A1 2 A2 3 A3 4 A4 5 CE 6 I/O0 7 I/O1 8 I/O2 9 I/O3 10 VDD 11 GND 12 I/O4 13 I/O5 14 I/O6 15 I/O7 16 WE 17 A5 18 A6 19 A7 20 A8 21 A9 22	44 A17 43 A16 42 A15 41 OE 40 UB 39 LB 38 I/O15 37 I/O14 36 I/O13 35 I/O12 34 GND 33 VDD 32 I/O11 31 I/O10 30 I/O9 29 I/O8 28 NC 27 A14 26 A13 25 A12 24 A11 23 A10
1		

PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	NoConnection
VDD	Power
GND	Ground

PIN CONFIGURATIONS

48-Pin mini BGA



PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	NoConnection
VDD	Power
GND	Ground

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
Vdd	VDD Related to GND	-0.3 to +4.0	V
Тѕтс	Storage Temperature	-65 to +150	C°
Рт	PowerDissipation	1.0	W

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Options	Ambient Temperature	VDD	
A1	–40°C to +85°C	3.3V +10%, -5%	
A2	-40°C to +105°C	3.3V +10%, -5%	
A3	-40°C to +125°C	3.3V +10%, -5%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Options	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., IOH = -4.0 mA$		2.4	—	V
Vol	Output LOW Voltage	$V_{DD} = Min., IoL = 8.0 mA$		_	0.4	V
Vih	Input HIGH Voltage			2.0	Vdd + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾			-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	A1	-2	2	μA
			A2	-5	5	
			A3	-10	10	
LO	Output Leakage	$GND \leq VOUT \leq VDD$,	A1	-2	2	μA
		Outputs Disabled	A2	-5	5	
		-	A3	-10	10	

Notes:

1. VIL (min.) = -2.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-1	0	-1:	2		
Symbol	Parameter	Test Conditions	Options	Min.	Max.	Min.	Max.	Unit	
lcc	VDD Dynamic Operating	VDD = Max.,	A1	_	100	_		mA	
	Supply Current	IOUT = 0 mA, f = fmax	A2	—	_	—	110		
			A3	—	—	—	120		
lsв	TTL Standby Current	VDD = Max.,	A1	_	50	_	_	mA	
	(TTL Inputs)	VIN = VIH OF VIL	A2	_	_		55		
		$\overline{\textbf{CE}} \geq V_{\text{IH}}, f = \text{ fmax}.$	A3	—	—	—	60		
ISB1	TTL Standby Current	Vdd = Max.,	A1	_	20		_	mA	
	(TTL Inputs)	VIN = VIH OF VIL	A2	_	—	_	30		
		$\overline{\textbf{CE}} \geq V_{\text{IH}}, f = 0$	A3	—	—	—	40		
ISB2	CMOS Standby	VDD = Max.,	A1	_	15	_	_	mA	
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	A2	_	_	_	25		
		$V_{IN} \ge V_{DD} - 0.2V$, or	A3	_	_	_	35		
		$V {\rm IN} \leq 0.2 V, f=0$	typ ⁽²⁾	—	5	—	5		

Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. Shaded area product in development

2. Typical values are measured at $V_{DD} = 3.3V$, $T_A = 25^{\circ}C$ and not 100% tested.

CAPACITANCE⁽¹⁾

Symbol Parameter	Conditions	Max.	Unit
CIN Input Capacitance	$V_{IN} = 0V$	6	pF
COUT Input/Output Capacitanc	e Vout = 0V	8	pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-1	0	-12	2		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	10	—	12	_	ns	
taa	Address Access Time	_	10		12	ns	
tона	Output Hold Time	2	—	2	_	ns	
t ACE	CE Access Time	_	10	_	12	ns	
t DOE	OE Access Time	_	4	_	5	ns	
thzoe ⁽²⁾	OE to High-Z Output	_	4	_	5	ns	
tlzoe ⁽²⁾	OE to Low-Z Output	0	—	0	_	ns	
tHZCE ⁽²	CE to High-Z Output	0	4	0	6	ns	
tlzce ⁽²⁾	CE to Low-Z Output	3	—	3	—	ns	
tва	IB , UB Access Time	_	4	_	5	ns	
thzb(2)	LB, UB to High-Z Output	0	3	0	4	ns	
tlzb ⁽²⁾	IB , UB to Low-Z Output	0	_	0	_	ns	
tpu	Power Up Time	0	—	0	_	ns	
t PD	Power Down Time	_	10		12	ns	

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.

AC TEST LOADS



 319Ω 3.3V O
OUTPUT O 5 pFIncluding
jig and
scope 353Ω

Figure 1



AC TEST CONDITIONS

Parameter	Unit	
Input Pulse Level	0V to 3.0V	
Input Rise and Fall Times	3 ns	
Input and Output Timing and Reference Level	1.5V	
Output Load	See Figures 1 and 2	

AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overrightarrow{OE} , \overrightarrow{CE} , \overrightarrow{UB} , or $\overrightarrow{LB} = V_{IL}$. 3. Address is valid prior to or coincident with \overrightarrow{CE} LOW transition.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

		-1	0	-1	2		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	10	—	12	—	ns	
t SCE	CE to Write End	9		10	_	ns	
taw	Address Setup Time to Write End	8		8	_	ns	
tна	Address Hold from Write End	0		0	_	ns	
t sa	Address Setup Time	0		0	_	ns	
tрвw	LB, UB Valid to End of Write	8		8	_	ns	
tpwe1	WE Pulse Width	8		8	_	ns	
tpwe2	WE Pulse Width (OE = LOW)	10	_	10	_	ns	
tsp	Data Setup to Write End	6		6		ns	
tнd	Data Hold from Write End	0	_	0	—	ns	
thzwe ⁽²⁾	WE LOW to High-Z Output	_	5	—	6	ns	
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	2	_	2	_	ns	

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and Tested with the load in Figure 1.
 Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB and WE LOW. All signals must be in valid states to

initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS



WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)

Notes:

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CE and WE inputs and at least one of the LB and UB inputs being in the LOW state.

tso

DATAIN VALID

-tнр→

UB_CEWR1.eps

2. WRITE = $(\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}).$

DIN

WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)



AC WAVEFORMS



WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)

WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



Notes:

- 1. The internal Write time is defined by the overlap of $\overline{CE} = LOW$, \overline{UB} and/or $\overline{LB} = LOW$, and $\overline{WE} = LOW$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsa, tHA, tsb, and tHD timing is referenced to the rising or falling edge of the signal that terminates the Write.
- Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
 WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
I DR	Data Retention Current	$V_{DD} = 2.0V, \ \overline{CE} \ge V_{DD} - 0.2V$	A1	_	5	10	mA
			A2	—	—	15	
			A3	—	—	20	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
t RDR	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION

Temperature Range (A1): -40°C to +85°C

Speed (ns)	Order Part No.	Package	Package		
10	IS64LV25616AL-10TA1	TSOP (Type II)			

Temperature Range (A2): -40°C to +105°C

Speed (ns)	Order Part No.	Package
12	IS64LV25616AL-12TA2 IS64LV25616AL-12TLA2 IS64LV25616AL-12BA2	TSOP (Type II) TSOP (Type II), Lead-free Mini BGA (8mm x 10mm)

Temperature Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
12	IS64LV25616AL-12TA3	TSOP (Type II)
	IS64LV25616AL-12TLA3	TSOP (Type II), Lead-free
	IS64LV25616AL-12BA3	Mini BGA (8mm x 10mm)
	IS64LV25616AL-12BLA3	Mini BGA (8mm x 10mm), Lead-free

PACKAGING INFORMATION



Mini Ball Grid Array Package Code: B (48-pin)



0.75 BSC

0.30 0.35 0.40

е

b

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

0.030 BSC

0.012 0.014 0.016

01/15/03

е

b

0.75 BSC

0.30 0.35 0.40

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. D

0.030 BSC

0.012 0.014 0.016

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION



Plastic TSOP

Package Code: T (Type II)



Symbol	win	Max	win	Max	win	Max	MIN	Max	win	Max	win	Max
Ref. Std.												
No. Leads	(N)	3	2			44	ı				50	
А	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471
е	1.27	BSC	0.050 E	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024
ZD	0.95	REF	0.037	' REF	0.81	REF	0.032	2 REF	0.88	REF	0.035	REF
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.