

Mono Low-Power CODEC with Video Buffer

DESCRIPTION

The WM8944B is a highly integrated low power hi-fi CODEC designed for portable devices such as digital still cameras.

Up to 2 analogue inputs may be connected; a stereo digital microphone interface is also provided. Flexible output mixing options support single-ended and differential configurations, with outputs derived from the digital audio paths or from analogue bypass paths. Mono line output and mono BTL headphone/speaker drive is supported.

Flexible digital mixing and powerful DSP functions are available. Programmable filters and other processes may be applied to the ADC and DAC signal paths simultaneously. The DSP functions include 5 notch filters, 5-band EQ, dynamic range control and the ReTune™ feature.

The ReTune™ feature is a sophisticated digital filter that can compensate for imperfect characteristics of the housing, loudspeaker or microphone components in an application. The ReTune algorithm can provide acoustic equalisation and selective phase (delay) control of specific frequency bands.

The WM8944B is controlled via a I2C or SPI interface. Additional functions include Digital beep generator, Video buffer, programmable GPIO functions, Frequency Locked Loop (FLL) for flexible clocking support and integrated LDO for low noise supply regulation.

The WM8944B is supplied in 25-ball W-CSP package, ideal for portable systems.

FEATURES

- Hi-fi audio CODEC
 - 94dB SNR during ADC recording ('A' weighted)
 - 96dB SNR during DAC playback ('A' weighted)
- 2 analogue audio inputs
- Integrated bias reference for electret microphones
- Digital microphone interface (Stereo)
- Powerful digital mixing / DSP functions:
 - 5-notch filters
 - 5-band equalizer (EQ)
 - ReTune™ parametric filter
 - Dynamic range control and noise gate
 - Low-pass/High-pass filters
 - Direct Form 1 (DF1) programmable digital filter
 - 3D stereo enhancement (for digital mic input)
- Digital beep generator
- Mono line output
- Mono BTL headphone/speaker output driver
- I2S digital audio interface - sample rates 8kHz to 48kHz
- Frequency Locked Loop (FLL) frequency conversion / filter
- Video buffer function
- Integrated LDO low-noise voltage regulator
- 25-ball W-CSP package (2.41 x 2.41 x 0.55mm, 0.5mm pitch)

APPLICATIONS

- Digital Still Cameras (DSC)
- Multimedia phones





TABLE OF CONTENTS

DESCRIPTION	1
FEATURES	1
APPLICATIONS	1
TABLE OF CONTENTS	2
BLOCK DIAGRAM	5
PIN CONFIGURATION	6
ORDERING INFORMATION	6
PIN DESCRIPTION	7
ABSOLUTE MAXIMUM RATINGS	8
RECOMMENDED OPERATING CONDITIONS	8
THERMAL PERFORMANCE	9
ELECTRICAL CHARACTERISTICS	10
TERMINOLOGY	13
TYPICAL PERFORMANCE	14
TYPICAL POWER CONSUMPTION	15
AUDIO SIGNAL PATHS DIAGRAM	16
SIGNAL TIMING REQUIREMENTS	17
SYSTEM CLOCK TIMING.....	17
AUDIO INTERFACE TIMING	17
MASTER MODE	17
SLAVE MODE.....	18
CONTROL INTERFACE TIMING	19
DEVICE DESCRIPTION	21
INTRODUCTION.....	21
ANALOGUE INPUT SIGNAL PATH	22
INPUT PGA ENABLE	22
INPUT PGA CONFIGURATION	23
MICROPHONE BIAS CONTROL	23
INPUT PGA GAIN CONTROL	24
DIGITAL MICROPHONE INTERFACE	26
ANALOGUE-TO-DIGITAL CONVERTER (ADC).....	27
ADC VOLUME CONTROL.....	28
ADC HIGH PASS FILTER	30
DSP CORE	31
DSP CONFIGURATION MODES	31
LOW-PASS / HIGH-PASS FILTER (LPF/HPF).....	32
3D SURROUND.....	33
5-NOTCH FILTER.....	34
DF1 FILTER.....	35
HPF.....	35
RETUNE FILTER.....	36
5-BAND EQ.....	36
DYNAMIC RANGE CONTROL (DRC).....	37
SIGNAL ENHANCEMENT REGISTER CONTROLS.....	37
DYNAMIC RANGE CONTROL (DRC)	38
DRC COMPRESSION / EXPANSION / LIMITING.....	39
GAIN LIMITS.....	43
GAIN READBACK	44
DYNAMIC CHARACTERISTICS	45
ANTI-CLIP CONTROL.....	46


QUICK-RELEASE CONTROL	47
DRC INITIAL CONDITION	47
DIGITAL-TO-ANALOGUE CONVERTER (DAC).....	48
DAC DIGITAL VOLUME CONTROL.....	48
DAC AUTO-MUTE	50
DAC SLOPING STOPBAND FILTER	50
DIGITAL BEEP GENERATOR	51
OUTPUT SIGNAL PATH.....	51
OUTPUT SIGNAL PATHS ENABLE.....	53
LINE OUTPUT MIXER CONTROL	54
SPEAKER PGA MIXER CONTROL	55
SPEAKER PGA VOLUME CONTROL.....	56
SPEAKER OUTPUT CONTROL.....	58
ANALOGUE OUTPUTS	59
LINE OUTPUT	59
SPEAKER OUTPUTS.....	59
EXTERNAL COMPONENTS FOR LINE OUTPUT.....	59
LDO REGULATOR.....	60
REFERENCE VOLTAGES AND MASTER BIAS	62
POP SUPPRESSION CONTROL	65
DISABLED OUTPUT CONTROL.....	65
OUTPUT DISCHARGE CONTROL	65
DIGITAL AUDIO INTERFACE.....	66
MASTER AND SLAVE MODE OPERATION.....	66
AUDIO DATA FORMATS	67
COMPANDING	70
AUDIO INTERFACE LOOPBACK	72
ADC TO DAC LOOPBACK.....	73
DIGITAL PULL-UP AND PULL-DOWN.....	74
CLOCKING AND SAMPLE RATES.....	74
DIGITAL MIC CLOCKING.....	77
FREQUENCY LOCKED LOOP (FLL)	77
EXAMPLE FLL CALCULATION.....	81
EXAMPLE FLL SETTINGS.....	82
VIDEO BUFFER.....	83
RECOMMENDED VIDEO BUFFER INITIALISATION SEQUENCES	85
GENERAL PURPOSE INPUT/OUTPUT	87
GPIO FUNCTION SELECT	88
INTERRUPTS	89
CONTROL INTERFACE.....	91
SELECTION OF CONTROL INTERFACE MODE.....	91
2-WIRE (I2C) CONTROL MODE	92
3-WIRE (SPI) CONTROL MODE.....	94

POWER MANAGEMENT	95
THERMAL SHUTDOWN	97
POWER ON RESET.....	97
SOFTWARE RESET AND DEVICE ID.....	99
RECOMMENDED POWER-UP / POWER-DOWN SEQUENCES	100
REGISTER MAP	102
REGISTER BITS BY ADDRESS	107
DIGITAL FILTER CHARACTERISTICS	152
ADC FILTER RESPONSE.....	153
ADC HIGHPASS FILTER RESPONSE	154
DAC FILTER RESPONSE.....	155
VIDEO BUFFER LOW-PASS FILTER RESPONSE.....	157
APPLICATIONS INFORMATION	158
RECOMMENDED EXTERNAL COMPONENTS.....	158
AUDIO INPUT PATHS.....	158
LINE OUTPUT PATHS	158
BTL SPEAKER OUTPUT CONNECTION	159
POWER SUPPLY DECOUPLING	159
MICROPHONE BIAS CIRCUIT	160
VIDEO BUFFER COMPONENTS.....	161
RECOMMENDED EXTERNAL COMPONENTS DIAGRAM	162
PCB LAYOUT CONSIDERATIONS	162
PACKAGE DIMENSIONS.....	163
IMPORTANT NOTICE	164
REVISION HISTORY	165

BLOCK DIAGRAM


PIN CONFIGURATION

The WM8944B is supplied in a 25-ball CSP format. The pin configuration is illustrated below, showing the top-down view from above the chip.


ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8944BECS/R	-40°C to +85°C	25-ball W-CSP (Pb-free, tape and reel)	MSL1	260°C

Note:

Reel quantity = 3500

PIN DESCRIPTION

PIN NO	NAME	TYPE	DESCRIPTION
A1	SPKVDD	Supply	Supply for speaker driver
A2	LINEOUT	Analogue Output	Line mixer output
A3	VMIDC	Analogue Output	Midrail voltage decoupling capacitor
A4	LDOVOUT	Supply	LDO output voltage
A5	MICBIAS	Analogue Output	Microphone bias output voltage
B1	SPKOUTN	Analogue Output	Negative speaker mixer output
B2	SPKOUTP	Analogue Output	Positive speaker mixer output
B3	AUX	Analogue Input	Aux audio input
B4	IN1/DMICDAT	Analogue Input / Digital Input	Analogue input / Digital Microphone data input
B5	LDOVDD	Supply	LDO supply input
C1	CIFMODE/GPIO2	Digital Input / Output	Control interface mode select / GPIO2
C2	GND	Supply	Ground
C3	SDA	Digital Input / Output	Control interface data input / output
C4	SCLK	Digital Input	Control interface clock input
C5	CS/GPIO1	Digital Input / Output	3-wire (SPI) Control Mode Chip Select / GPIO1
D1	BCLK	Digital Input / Output	Audio interface bit clock
D2	LRCLK	Digital Input / Output	Audio interface left / right clock
D3	DACDAT	Digital Input	DAC digital audio data input
D4	VBREFR	Analogue Output	Video buffer current reference resistor connection
D5	VBOUT	Analogue Output	Video buffer output
E1	MCLK	Digital Input	Master clock input
E2	DBVDD	Supply	Digital buffer (I/O) supply
E3	DCVDD	Supply	Digital core supply
E4	ADCDAT	Digital Output	ADC / Digital Microphone digital audio data output
E5	VBIN	Analogue Input	Video buffer input

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Cirrus Logic tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Supply voltages (DCVDD)	-0.3V	2.5V
Supply voltages (LDOVDD, DBVDD, SPKVDD)	-0.3V	4.5V
Voltage range digital inputs	-0.7V	DBVDD +0.7V
Voltage range analogue inputs	-0.7V	LDOVDD +0.7V
Operating temperature range, T _A	-40°C	+85°C
Junction temperature, T _{JMAX}	-40°C	+150°C
Storage temperature after soldering	-65°C	+150°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Digital supply range (Core)	DCVDD	1.62	1.8	1.98	V
Digital supply range (I/O)	DBVDD	1.62	3.3	3.6	V
Analogue supply	LDOVDD	2.4	3.3	3.6	V
Speaker supply range	SPKVDD	1.71	3.3	3.6	V
Ground	GND		0		V

THERMAL PERFORMANCE

Thermal analysis should be performed in the intended application to prevent the WM8944B from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND balls through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air as illustrated below in Figure 1:

- Package top to air (radiation).
- Package bottom to PCB (radiation).
- Package balls to PCB (conduction).




Figure 1 Heat Transfer Paths

The temperature rise T_R is given by $T_R = P_D * \Theta_{JA}$

P_D is the power dissipated in the device.

Θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air. Θ_{JA} is determined with reference to JEDEC standard JESD51-9.

The junction temperature T_J is given by $T_J = T_A + T_R$, where T_A is the ambient temperature.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Operating temperature range	T_A	-40		85	°C
Operating junction temperature	T_J	-40		125	°C
Thermal Resistance (Junction to Board)	Θ_{JB}		26		°C/W
Thermal Resistance (Junction to Ambient)	Θ_{JA}		70		°C/W

Note:

1. Junction temperature is a function of ambient temperature and of the device operating conditions. The ambient temperature limits and junction temperature limits must both be observed.

ELECTRICAL CHARACTERISTICS
Test Conditions

DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V,
 T_A = +25°C, 1kHz signal, f_s = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue Inputs (IN1, AUX)						
Maximum input signal level (changes in proportion to LDOVOUT)		Single-ended input INPGA_VOL = 0dB		1.0 0		Vrms dBV
		Pseudo-differential input INPGA_VOL = 0dB		0.7 -3.1		Vrms dBV
Input resistance (IN1/DMICDAT)		Input PGA path (+35.25dB)		4.5		kΩ
		Input PGA path (0dB)		105		
		Input PGA path (-12dB)		160		
		Output mixer path (0dB)		15		
		Output mixer path (-6dB)		30		
		Direct speaker (0dB)		10		
		Direct speaker (-6dB)		20		
Input resistance (AUX)		Input PGA path (All gain settings)		96		kΩ
Input capacitance				10		pF
Analogue Inputs Programmable Gain Amplifier (PGA)						
Minimum programmable gain				-12		dB
Maximum programmable gain				35.25		dB
Gain step size		Guaranteed monotonic		0.75		dB
Mute attenuation				92		dB
Common Mode Rejection Ratio		1kHz input		110		dB
Speaker Output Programmable Gain Amplifier (PGA)						
Minimum programmable gain				-57		dB
Maximum programmable gain				6		dB
Gain step size		Guaranteed monotonic		1		dB
Mute attenuation				71		dB
ADC Input Path Performance (Input PGA to ADC)						
SNR (A-weighted)			84	94		dB
THD		-1dBFS input		-83	-72	dB
THD+N		-1dBFS input		-77	-70	dB
PSRR (with respect to LDOVDD)		217Hz, 100mV pk-pk		77		dB
		1kHz, 100mV pk-pk		90		

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Bypass to Line Output (IN1/AUX to LINEMIX Differential Input to LINEOUT, 10kΩ / 50pF)						
SNR (A-weighted)		INPGA_VOL = 0dB	90	98		dB
THD+N		INPGA_VOL = 0dB		-89.5	-80	dB
Bypass to Speaker Output (IN1/AUX to SPKMIX Differential Input to SPKOUTP/SPKOUTN, 8R BTL)						
SNR (A-weighted)		SPKVOL = 0dB	90	96		dB
THD+N		SPKVOL = 0dB		-75	-65	dB
DAC Output Path Performance (DAC to LINEOUT, 10kΩ / 50pF)						
Maximum output signal level (changes in proportion to LDOVOUT)				1		Vrms
SNR (A-weighted)			85	96		dB
THD				-80	-71	dB
THD+N				-78	-70	dB
Mute attenuation				125		dB
PSRR (with respect to LDOVDD)		217Hz, 100mV pk-pk		48		dB
		1kHz, 100mV pk-pk		60		
Line Output Resistance				10		kΩ
Line Output Capacitance				50		pF
DAC Output Path Performance (DAC to SPKOUTP or SPKOUTN, 10kΩ / 50pF)						
Maximum output signal level (changes in proportion to LDOVOUT)				1		Vrms
SNR (A-weighted)			85	96		dB
THD				-78	-68	dB
THD+N				-76	-66	dB
Speaker Output Performance (Speaker Output SPKOUTP/SPKOUTN, 8Ω BTL)						
SNR (A-weighted)			90	96		dB
THD		P _O =150mW		0.03		%
				-68		dB
THD+N		P _O =350mW		2.944		%
				-30.6		dB
THD+N		P _O =150mW		0.05		%
				-66		dB
THD+N		P _O =350mW		3.72		%
				-28.6		dB
Mute attenuation				92		dB
PSRR (with respect to LDOVDD)		217Hz		48		dB
		1kHz		60		
PSRR (with respect to SPKVDD)		217Hz, 100mV pk-pk		89		dB
		1kHz, 100mV pk-pk		79		
Speaker Resistance				8		Ω
Speaker Capacitance				50		pF

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Inputs/Outputs						
Input high level			0.7×DBVDD			V
Input low level					0.3×DBVDD	V
Output high level		I _{OL} = 1mA	0.8×DBVDD			V
Output low level		I _{OH} = -1mA			0.2×DBVDD	V
Input capacitance				10		pF
Input leakage		All digital pins except CIFMODE	-900		900	nA
		CIFMODE pin	-90		90	uA
LDO Regulator						
Input voltage	LDOVDD		2.4	3.3	3.6	V
Output voltage	LDOVOUT	LDO_REF_SEL = 0		3.0		V
Dropout Voltage	LDOVDD- LDOVOUTLDOVDD - LDOVOUT	I _{LOAD} =50mA, LDOVOUT>2.4V		200		mV
		I _{LOAD} =50mA, LDOVOUT≤2.4V		400		mV
Maximum output current (see note)				50		mA
Output voltage accuracy		I _{LOAD} = 50mA		2		%
Quiescent current		No Load		55		μA
Leakage current				1		μA
PSRR (with respect to LDOVDD)		217Hz, 100mV pk-pk		40		dB
		1kHz, 100mV pk-pk		49		
Video Buffer						
Maximum output voltage swing	Vom	f=100kHz, THD=1%	1.10	1.25	1.50	V pk-pk
Voltage gain	Av	VB_GAIN = 1, R _{REF} =187Ω, R _{LOAD} =75Ω, R _{SOURCE} =75Ω	5.08	6	7.94	dB
		VB_GAIN = 0, R _{REF} =187Ω, R _{LOAD} =75Ω, R _{SOURCE} =75Ω	-0.92	0	1.94	dB
Gain step size				6		dB
Differential gain	DG	Vin = 1V pk-pk	-2.0	0.3	+2.0	%
Differential phase	DP	Vin = 1V pk-pk	-2.0	0	+2.0	Deg
SNR	VSNR		40	60	100	dB
SYNC tip offset above GND		VB_PD = 0 VB_GAIN = 1 (+6dB)	0	40	75	mV
Third order Low Pass Filter response (referenced to 100kHz) R _{REF} =187Ω, R _{LOAD} =75Ω, R _{SOURCE} =75Ω, 0dB gain		2.4MHz	-0.5	0	0.5	dB
		5.13MHz	-0.5	-0.2	0.5	dB
		9.04MHz	-3.0	-1.6	0	dB
		13.32MHz	-11.0	-7.0	-3.0	dB
PSRR (with respect to LDOVDD)	PSRR	100kHz, 50mV pk-pk		60		dB
Clocking						
MCLK frequency			30Hz		27MHz	Hz
FLL output frequency			2.045		50	MHz
FLL lock time				2		ms

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MICBIAS						
Bias voltage (changes in proportion to LDOVOUT)	MICBIAS	MICB_LVL = 0	2.55	2.7	2.85	V
		MICB_LVL = 1		1.95		V
Bias Current source		$V_{MICBIAS}$ within +/-3%			3	mA
Output noise spectral density		1kHz to 20kHz		40		nV/ \sqrt{Hz}
PSRR (with respect to LDOVDD)		217Hz, 100mV pk-pk		70		dB
		1kHz, 100mV pk-pk		85		
Bandgap Reference						
Bandgap Voltage			-10%	1.5	+10%	V
Analogue Reference Levels						
Midrail Reference Voltage (changes in proportion to LDOVOUT)	VMID	VMID_REF_SEL = 1 VMID_CTRL=1		1.5		V
Bandgap Reference		BG_VSEL=01010	-10%	1.5	+10%	V

Note:


The maximum LDO output current is the total internal and external load capability; internal circuits of the WM8944B will typically account for 25mA of this capacity.

TERMINOLOGY


1. Signal-to-Noise Ratio (dB) – SNR is the difference in level between a full scale output signal and the device output noise with no signal applied, measured over a bandwidth of 20Hz to 20kHz. This ratio is also called idle channel noise. (No Auto-zero or Mute function is employed).
2. Total Harmonic Distortion (dB) – THD is the difference in level between a 1kHz reference sine wave output signal and the first seven harmonics of the output signal. The amplitude of the fundamental frequency of the output signal is compared to the RMS value of the next seven harmonics and expressed as a ratio.
3. Total Harmonic Distortion plus Noise (dB) – THD+N is the difference in level between a 1kHz reference sine wave output signal and all noise and distortion products in the audio band. The amplitude of the fundamental reference frequency of the output signal is compared to the RMS value of all other noise and distortion products and expressed as a ratio.
4. Mute Attenuation – This is a measure of the difference in level between the full scale output signal and the output with mute applied.
5. Power Supply Rejection Ratio (dB) – PSRR is a measure of ripple attenuation between a power supply rail and a signal output path. With the signal path idle, a small sine wave ripple is applied to power supply rail. The amplitude of the supply ripple is compared to the amplitude of the output signal generated and is expressed as a ratio.
6. All performance measurements are carried out with 20kHz AES17 low pass filter for distortion measurements, and an A-weighted filter for noise measurement. Failure to use such a filter will result in higher THD and lower SNR and Dynamic Range readings than are found in the Electrical Characteristics. The low pass filter removes out-of-band noise; although it is not audible, it may affect dynamic specification values.

TYPICAL PERFORMANCE


WM8944B_IN1_ADC_THD+NvsAmpl



WM8944B_DAC_Lineout_THD+NvsAmpl




WM8944B_DAC_Spkout_8BTL_350mW_THD+NvsAmpl




TYPICAL POWER CONSUMPTION

	DCVDD (mA)	DBVDD (mA)	LDOVDD (mA)	SPKVDD (mA)	Total (mA)	Power (mW)
Condition	1.8	3.3	3.3	3.3		
Powerdown						
Supplies are all off except SPKVDD	--	--	--	5.776E-05	--	0.000
Powerdown (register settings are default value, no MCLK, THERR_ACT=0, CIFMODE/GPIO2 configured as an input)	0.0016	0.007	0.00717	0.00133	0.017	0.054
Powerdown (register settings are default value, MCLK=12.288MHz, THERR_ACT=0, CIFMODE/GPIO2 configured as an input)	0.113	0.012	0.00679	0.00138	0.133	0.270
Powerdown (register settings are default value, MCLK=24.576MHz, THERR_ACT=0, CIFMODE/GPIO2 configured as an input)	0.245	0.017	0.00717	0.00133	0.271	0.525
Playback						
Playback to Lineout (SE_CONFIG=DSP playback, no data)	2.55	0.127	1.5	0.00146	4.18	9.964
Playback to Speaker 8ohm BTL (SE_CONFIG=DSP playback, no data)	2.55	0.127	1.64	5.48	9.80	28.505
Playback (Low VMID)						
Playback to Speaker 8ohm BTL with Low VMID (SE_CONFIG=DSP playback, no data)	2.55	0.127	1.99	5.32	9.99	29.132
Record						
IN1 to Record (SE_CONFIG=DSP record, no data)	2.85	0.127	3.87	0.00134	8.7	18.325
Record and Playback						
IN1 to Record + Playback to Lineout + Speaker 8ohm BTL + MICBIAS (SE_CONFIG=DSP playback / record, no data)	4.01 / 5.03	0.126	6.22	5.48	15.8	46.2 / 48.1
IN1 to Record + Playback to Lineout + Speaker 8ohm BTL + MICBIAS + FLL (SE_CONFIG=DSP playback / record, no data)	5.32 / 6.29	0.265	6.22	5.48	17.3	49.1 / 50.8
IN1 to Record + Playback to Lineout + Speaker 8ohm BTL + MICBIAS + FLL + Video Buffer (SE_CONFIG=DSP playback / record, no data)	5.32 / 6.29	0.264	7.21	5.48	18.3	52.3 / 54.1
Record and Playback (Low VMID)						
IN1 to Record + Playback to Lineout + Speaker 8ohm BTL with Low VMID + MICBIAS + FLL + Video Buffer (SE_CONFIG=DSP playback / record, no data)	5.32 / 6.27	0.264	7.56	5.32	18.5	53.0 / 54.7
IN1 to Record + Playback to Lineout + Speaker 8ohm BTL with Low VMID + MICBIAS + FLL + Video Buffer + Bandgap (SE_CONFIG=DSP playback / record, no data)	5.30 / 6.27	0.265	7.5	5.31	18.4	52.7 / 54.4


AUDIO SIGNAL PATHS DIAGRAM



SIGNAL TIMING REQUIREMENTS
SYSTEM CLOCK TIMING

Figure 2 Master Clock Timing
Test Conditions


 DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V, T_A = +25°C.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Master Clock Timing						
MCLK cycle time	T _{MCLKY}		0.037μs			s
MCLK duty cycle (= T _{MCLKH} : T _{MCLKL})			60:40		40:60	

AUDIO INTERFACE TIMING
MASTER MODE

Figure 3 Audio Interface Timing - Master Mode
Test Conditions

 DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V,
 T_A = +25°C, 1kHz signal, f_s = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Interface Timing - Master Mode					
LRCLK propagation delay from BCLK falling edge	t _{DL}			20	ns
ADCDAT propagation delay from BCLK falling edge	t _{DDA}			20	ns
DACDAT setup time to BCLK rising edge	t _{DST}	20			ns
DACDAT hold time from BCLK rising edge	t _{DHT}	10			ns


SLAVE MODE

Figure 4 Audio Interface Timing – Slave Mode
Test Conditions

DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V,

T_A = +25°C, 1kHz signal, f_s = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Interface Timing - Slave Mode					
BCLK cycle time	t _{BCY}	50			ns
BCLK pulse width high	t _{BCH}	20			ns
BCLK pulse width low	t _{BCL}	20			ns
LRCLK set-up time to BCLK rising edge	t _{LRSU}	20			ns
LRCLK hold time from BCLK rising edge	t _{LRH}	10			ns
DACDAT hold time from BCLK rising edge	t _{DH}	10			ns
ADCDAT propagation delay from BCLK falling edge	t _{DD}			20	ns
DACDAT set-up time to BCLK rising edge	t _{DS}	20			ns

Note: BCLK period must always be greater than or equal to MCLK period.

CONTROL INTERFACE TIMING

Figure 5 Control Interface Timing - 2-wire (I2C) Control Mode
Test Conditions

DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V,
 T_A = +25°C, 1kHz signal, f_s = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
SCLK Frequency				400	kHz
SCLK Low Pulse-Width	t ₁	1300			ns
SCLK High Pulse-Width	t ₂	600			ns
Hold Time (Start Condition)	t ₃	600			ns
Setup Time (Start Condition)	t ₄	600			ns
Data Setup Time	t ₅	100			ns
SDA, SCLK Rise Time	t ₆			300	ns
SDA, SCLK Fall Time	t ₇			300	ns
Setup Time (Stop Condition)	t ₈	600			ns
Data Hold Time	t ₉			900	ns
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns




Figure 6 Control Interface Timing - 3-wire (SPI) Control Mode (Write Cycle)

Note: The data is latched on the 32nd falling edge of SCLK after 32 bits have been clocked into the device.




Figure 7 Control Interface Timing - 3-wire (SPI) Control Mode (Read Cycle)

Test Conditions

DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V,
 T_A = +25°C, 1kHz signal, f_s = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
CS falling edge to SCLK rising edge	t _{CSU}	40			ns
SCLK falling edge to CS rising edge	t _{CHO}	10			ns
SCLK pulse cycle time	t _{SCY}	200			ns
SCLK pulse width low	t _{SCL}	80			ns
SCLK pulse width high	t _{SCH}	80			ns
SDA to SCLK set-up time	t _{DSU}	40			ns
SDA to SCLK hold time	t _{DHO}	10			ns
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns
SCLK falling edge to SDA output transition	t _{DL}			40	ns

DEVICE DESCRIPTION

INTRODUCTION

The WM8944B is a highly integrated low power hi-fi CODEC designed for portable devices such as digital still cameras and multimedia phones. Flexible analogue interfaces and powerful digital signal processing (DSP) in a 2.41 x 2.41mm footprint make it ideal for small portable devices.

The WM8944B supports up to 2 analogue audio inputs. One single-ended or pseudo differential microphone / line input may be selected as the ADC input source. The analogue inputs can also be configured as inputs to the output mixers, either as two single ended inputs or as a differential pair. An integrated bias reference is provided to power standard electret microphones. A stereo digital microphone interface is also supported, with direct input to the DSP core.

The hi-fi ADC and DAC operate at sample rates from 8kHz up to 48kHz. A high pass filter is available in the ADC path for removing DC offsets and suppressing low frequency noise such as mechanical vibration and wind noise. A digital tone ('beep') generator allows audio tones to be injected into the DAC output path.

The WM8944B provides a powerful DSP capability for configurable filtering and processing of the digital audio path. The DSP provides low-pass / high-pass filtering, notch filters, 5-band EQ, dynamic range control (DRC) and a programmable DF1 digital filter. The tuned notch filters allow narrow frequency bands to be attenuated, to provide filtering of motor noise or other unwanted sounds; the 5-band EQ allows the signal to be adjusted for user-preferences. The dynamic range control provides a range of compression, limiting and noise gate functions to support optimum configuration for recording or playback modes. The DF1 filter allows user-specified filters to be implemented in the digital signal chain. 3D stereo enhancement is provided; this may be used on the stereo digital microphone input path.

The ReTune™ feature is a highly-configurable DSP algorithm which can be tailored to cancel or compensate for imperfect characteristics of the housing, loudspeaker or microphone components in the target application. The ReTune algorithm coefficients and register contents are calculated using Cirrus Logic's WISCE™ software; lab bench tests and audio reference measurements must be performed in order to determine the optimum settings.

The digital signal routing between the ADC, DAC and I2S digital audio interface can be configured in different ways according to the application requirements. The DSP functions may be applied to the ADC record path, the DAC playback path, or split between the two paths (refer to the DSP Configuration Modes section).

Two analogue output mixers are provided, connected to 3 analogue output pins. A mono line output and mono BTL speaker may be connected to these outputs.

The WM8944B incorporates an LDO regulator for compatibility with a wide range of supply rails; the internal LDO can also reduce any interference resulting from a noisy supply rail. The LDO regulator can also be used to provide a regulated supply voltage to other circuits.

I2C or SPI control interface modes for read/write access to the register map. A single external clock provides timing reference for all the digital functions; an integrated Frequency Locked Loop (FLL) also provides flexibility to perform frequency conversions and to remove noise/jitter from the external clock. The FLL can be configured for reduced power consumption, or for different filtering requirements of the reference source.

Additional functions include a current-mode video buffer providing excellent video signal reproduction at low operating voltages. Up to 2 GPIO pins may be configured for miscellaneous input/output, or for status indications from the temperature monitoring functions.

ANALOGUE INPUT SIGNAL PATH

The WM8944B has two analogue input pins, which may be selected in different configurations. The analogue input paths can support line and microphone inputs, in single-ended or pseudo-differential modes. The analogue inputs IN1/DMICDAT AUX may be configured as inputs to the input PGA or to the output mixers as single-ended or differential signals.

The input PGA (PGA) is routed to the Analogue to Digital converter (ADC). There is also a bypass path, enabling the signal to be routed directly to the output mixers.

The WM8944B input signal paths and control registers are illustrated in Figure 8.




Figure 8 Input Signal Paths

INPUT PGA ENABLE

The input PGA (Programmable Gain Amplifier) is enabled using the register bit INPGA_ENA, as described in Table 1.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 (02h) Power Management 1	12	INPGA_ENA	0	Input PGA Enable 0 = Disabled 1 = Enabled

Table 1 Input PGA Enable

To enable the input PGA, the reference voltage VMID and the bias current must also be enabled. See "Reference Voltages and Master Bias" for details of the associated controls VMID_SEL and BIAS_ENA.

INPUT PGA CONFIGURATION

Microphone and Line level audio inputs can be connected to the WM8944B in single-ended or differential configurations. (These two configurations are illustrated in Figure 55 and Figure 56 in the section describing the external components requirements - see "Applications Information".)

For single-ended microphone inputs, the microphone signal is connected to the non-inverting input of the PGA (IN1/DMICDAT), whilst the inverting input of the PGA is connected to VMID. For differential microphone inputs, the non-inverted microphone signal is connected to the non-inverting input of the PGA (IN1/DMICDAT), whilst the inverted (or 'noisy ground') signal is connected to the inverting input pin (AUX).

Line level inputs are connected in the same way as a single-ended microphone signal.

The non-inverting input of the PGA (IN1/DMICDAT) is configured using the P_INPGA_SEL register bit. This register allows the selection of the two possible input pins to the PGA. The inverting input is configured using the AUX_TO_N_INPGA register bit. The registers for configuring the Input PGA are described in Table 2.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R39 (27h) Input ctrl	9	AUX_TO_N_INPGA	0	Input PGA Inverting Input Select 0 = Connected to VMID 1 = Connected to AUX
	1:0	P_INPGA_SEL [1:0]	01	Input PGA Non-Inverting Input Select 00 = Reserved 01 = Connected to IN1/DMICDAT 10 = Connected to AUX 11 = Reserved

Table 2 Input PGA Configuration

MICROPHONE BIAS CONTROL

The WM8944B provides a low noise reference voltage suitable for biasing electret condenser (ECM) type microphones via an external resistor. Refer to the "Applications Information" section for recommended components. The MICBIAS voltage is enabled using the MICB_ENA register bit; the voltage can be selected using the MICB_LVL bit, as described in Table 3.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 (02h) Power Management 1	4	MICB_ENA	0	Microphone Bias Enable 0 = Disabled 1 = Enabled
R39 (27h) Input Ctrl	6	MICB_LVL	0	Microphone Bias Voltage control 0 = 0.9 x LDOVOUT 1 = 0.65 x LDOVOUT

Table 3 Microphone Bias Control

INPUT PGA GAIN CONTROL

The volume control gain for the PGA is adjusted using the INPGA_VOL register field as described in Table 4. The gain range is -12dB to +35.25dB in 0.75dB steps. The gains on the inverting and non-inverting inputs to the PGA are always equal. The input PGA can be muted using the INPGA_MUTE mute bit.

To prevent "zipper noise", a zero-cross function is provided on the input PGA. When this feature is enabled, volume updates will not take place until a zero-crossing is detected. The Input PGA volume control register fields are described in Table 4.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R40 (28h) Input PGA gain ctrl	7	INPGA_ZC	0	Input PGA Zero Cross Detector 0 = Change gain immediately 1 = Change gain on zero cross only
	6	INPGA_MUTE	1	Input PGA Mute 0 = Disable Mute 1 = Enable Mute
	5:0	INPGA_VOL [5:0]	01_0000 (0dB)	Input PGA Volume 00_0000 = -12dB 00_0001 = -11.25dB ... 01_0000 = 0dB ... 11_1111 = +35.25 (See Table 5 for volume range)

Table 4 Input PGA Volume Control

INPGA_VOL[5:0]	VOLUME (dB)	INPGA_VOL[5:0]	VOLUME (dB)
00_0000	-12	10_0000	12
00_0001	-11.25	10_0001	12.75
00_0010	-10.5	10_0010	13.5
00_0011	-9.75	10_0011	14.25
00_0100	-9	10_0100	15
00_0101	-8.25	10_0101	15.75
00_0110	-7.5	10_0110	16.5
00_0111	-6.75	10_0111	17.25
00_1000	-6	10_1000	18
00_1001	-5.25	10_1001	18.75
00_1010	-4.5	10_1010	19.5
00_1011	-3.75	10_1011	20.25
00_1100	-3	10_1100	21
00_1101	-2.25	10_1101	21.75
00_1110	-1.5	10_1110	22.5
00_1111	-0.75	10_1111	23.25
01_0000	0	11_0000	24
01_0001	0.75	11_0001	24.75
01_0010	1.5	11_0010	25.5
01_0011	2.25	11_0011	26.25
01_0100	3	11_0100	27
01_0101	3.75	11_0101	27.75
01_0110	4.5	11_0110	28.5
01_0111	5.25	11_0111	29.25
01_1000	6	11_1000	30
01_1001	6.75	11_1001	30.75
01_1010	7.5	11_1010	31.5
01_1011	8.25	11_1011	32.25
01_1100	9	11_1100	33
01_1101	9.75	11_1101	33.75
01_1110	10.5	11_1110	34.5
01_1111	11.25	11_1111	35.25

Table 5 Input PGA Volume Range

DIGITAL MICROPHONE INTERFACE

The WM8944B supports a stereo digital microphone interface, using the IN1/DMICDAT input pin for data and a GPIO pin for the data clock. The analogue signal path from the IN1/DMICDAT pin must be disabled when using the digital microphone interface; this is achieved by disabling the input PGA, (ie. INPGA_ENA = 0).

Note that, although the WM8944B is largely a mono device, it supports a stereo signal path from the digital microphone interface to the digital audio interface. DSP processing, including 3D stereo enhancement, can be enabled on this signal path - see the “DSP Core” section.

The Digital Microphone Input, DMICDAT, is provided on the IN1/DMICDAT pin. The associated clock, DMICCLK, is provided on a GPIO pin.

The Digital Microphone Input is selected as input by setting the DMIC_ENA bit. When the Digital Microphone Input is selected, the ADC input is deselected.

The digital microphone interface configuration is illustrated in Figure 9.

Note that the digital microphone may be powered from MICBIAS or from LDOVOUT; care must be taken to ensure that the respective digital logic levels of the microphone are compatible with the digital input thresholds of the WM8944B. The digital input thresholds are referenced to DBVDD, as defined in “Electrical Characteristics”.




Figure 9 Digital Microphone Interface


When any GPIO pin is configured as DMICCLK output, the WM8944B outputs a clock which supports Digital Mic operation at the ADC sampling rate. The ADC and Record Path filters must be enabled and the ADC sampling rate must be set in order to ensure correct operation of all DSP functions associated with the digital microphone. Volume control for the Digital Microphone Interface signals is provided using the ADC Volume Control.

The WM8944B supports stereo digital microphone operation. The ADCL_ENA register enables the Left channel; the ADCR_ENA register enables the Right channel. Note that only the digital blocks are enabled by the ADCR_ENA register.

See “Analogue-to-Digital Converter (ADC)” for details of the ADC Enable and volume control functions. See “General Purpose Input/Output” for details of configuring the DMICCLK output. See “Clocking and Sample Rates” for the details of the sample rate control.

When the DMIC_ENA bit is set, then the IN1 pin is used as the digital microphone input DMICDAT. Up to two microphones can share this pin; the two microphones are interleaved as illustrated in Figure 10.

The digital microphone interface requires that MIC1 (Left Channel) transmits a data bit each time that DMICCLK is high, and MIC2 (Right Channel) transmits when DMICCLK is low. The WM8944B samples the digital microphone data in the middle of each DMICCLK clock phase. Each microphone must tri-state its data output when the other microphone is transmitting.


Figure 10 Digital Microphone Interface Timing

The digital microphone interface control fields are described in Table 6.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 (02h) Power Management 1	7	DMIC_ENA	0	Enables Digital Microphone mode 0 = Audio DSP input is from ADC 1 = Audio DSP input is from digital microphone interface When DMIC_ENA = 0, the Digital microphone clock (DMICCLK) is held low.

Table 6 Digital Microphone Interface Control

ANALOGUE-TO-DIGITAL CONVERTER (ADC)

The WM8944B uses a 24-bit sigma-delta ADC. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC full-scale input level is proportional to LDOVOUT. See “Electrical Characteristics” section for further details. Any input signal greater than full scale may overload the ADC and cause distortion.

The ADC and associated digital record filters are enabled by the ADCL_ENA register bit.

The ADC digital blocks are also required for the digital microphone interface; the Left and Right digital microphone paths are enabled by ADCL_ENA and ADCR_ENA respectively.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 (02h) Power Management 1	11	ADCR_ENA	0	Right ADC Enable 0 = Disabled 1 = Enabled ADCR_ENA must be set to 1 when processing right channel data from the Digital Microphone.
	10	ADCL_ENA	0	Left ADC Enable 0 = Disabled 1 = Enabled ADCL_ENA must be set to 1 when processing data from the ADC or from the Left Digital Microphone.

Table 7 ADC Enable Control

ADC VOLUME CONTROL

The output of the ADC (or digital microphone interface) can be digitally amplified or attenuated over a range from -71.625dB to +23.625dB in 0.375dB steps. The volume of each channel is controlled using ADCL_VOL or ADCR_VOL. The ADC Volume is part of the ADC Digital Filters block. The gain for a given eight-bit code X is given by:

$$0.375 \times (X-192) \text{ dB for } 1 \leq X \leq 255; \quad \text{MUTE for } X = 0$$

The ADC_VU bit controls the loading of digital volume control data. When ADC_VU is set to 0, the ADCL_VOL or ADCR_VOL control data is loaded into the respective control register, but does not actually change the digital gain setting. Both left and right gain settings are updated when a 1 is written to ADC_VU. This makes it possible to update the gain of both channels simultaneously.

The output of the ADC or digital microphone (DMIC) interface can be digitally muted using the ADCL_MUTE or ADCR_MUTE bits. Both channels are muted simultaneously when the ADC_MUTEALL bit is set.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R25 (19h) ADC Control 1	8	ADC_MUTEALL	1	ADC Digital Mute for All Channels 0 = Disable Mute 1 = Enable Mute on all channels
R27 (1Bh) ADC Digital Vol	12	ADC_VU	0	ADC Volume Update Writing a 1 to this bit will cause Left and Right ADC / DMIC volume to be updated simultaneously
	8	ADCL_MUTE	0	ADC / Left DMIC Digital Mute 0 = Disable Mute 1 = Enable Mute
	7:0	ADCL_VOL [7:0]	1100_0000 (0dB)	ADC / Left DMIC Digital Volume 0000_0000 = mute 0000_0001 = -71.625dB 0000_0010 = -71.250dB ... 1100_0000 = 0dB ... 1111_1111 = +23.625dB (See Table 9 for volume range)
R28 (1Ch) Right ADC Digital Vol	12	ADC_VU	0	ADC Volume Update Writing a 1 to this bit will cause Left and Right ADC / Digital Mic volume to be updated simultaneously
	8	ADCR_MUTE	0	Right DMIC Digital Mute 0 = Disable Mute 1 = Enable Mute
	7:0	ADCR_VOL [7:0]	1100_0000	Right DMIC Digital Volume 0000_0000 = mute 0000_0001 = -71.625dB 0000_0010 = -71.250dB ... 1100_0000 = 0dB ... 1111_1111 = +23.625dB (See Table 9 for volume range)

Table 8 ADC Digital Volume Control

ADCL_VOL or ADCR_VOL	Volume (dB)	ADCL_VOL or ADCR_VOL	Volume (dB)	ADCL_VOL or ADCR_VOL	Volume (dB)	ADCL_VOL or ADCR_VOL	Volume (dB)
0h	MUTE	40h	-48.000	80h	-24.000	C0h	0.000
1h	-71.625	41h	-47.625	81h	-23.625	C1h	0.375
2h	-71.250	42h	-47.250	82h	-23.250	C2h	0.750
3h	-70.875	43h	-46.875	83h	-22.875	C3h	1.125
4h	-70.500	44h	-46.500	84h	-22.500	C4h	1.500
5h	-70.125	45h	-46.125	85h	-22.125	C5h	1.875
6h	-69.750	46h	-45.750	86h	-21.750	C6h	2.250
7h	-69.375	47h	-45.375	87h	-21.375	C7h	2.625
8h	-69.000	48h	-45.000	88h	-21.000	C8h	3.000
9h	-68.625	49h	-44.625	89h	-20.625	C9h	3.375
Ah	-68.250	4Ah	-44.250	8Ah	-20.250	CAh	3.750
Bh	-67.875	4Bh	-43.875	8Bh	-19.875	CBh	4.125
Ch	-67.500	4Ch	-43.500	8Ch	-19.500	CCh	4.500
Dh	-67.125	4Dh	-43.125	8Dh	-19.125	CDh	4.875
Eh	-66.750	4Eh	-42.750	8Eh	-18.750	CEh	5.250
Fh	-66.375	4Fh	-42.375	8Fh	-18.375	CFh	5.625
10h	-66.000	50h	-42.000	90h	-18.000	D0h	6.000
11h	-65.625	51h	-41.625	91h	-17.625	D1h	6.375
12h	-65.250	52h	-41.250	92h	-17.250	D2h	6.750
13h	-64.875	53h	-40.875	93h	-16.875	D3h	7.125
14h	-64.500	54h	-40.500	94h	-16.500	D4h	7.500
15h	-64.125	55h	-40.125	95h	-16.125	D5h	7.875
16h	-63.750	56h	-39.750	96h	-15.750	D6h	8.250
17h	-63.375	57h	-39.375	97h	-15.375	D7h	8.625
18h	-63.000	58h	-39.000	98h	-15.000	D8h	9.000
19h	-62.625	59h	-38.625	99h	-14.625	D9h	9.375
1Ah	-62.250	5Ah	-38.250	9Ah	-14.250	DAh	9.750
1Bh	-61.875	5Bh	-37.875	9Bh	-13.875	DBh	10.125
1Ch	-61.500	5Ch	-37.500	9Ch	-13.500	DCh	10.500
1Dh	-61.125	5Dh	-37.125	9Dh	-13.125	DDh	10.875
1Eh	-60.750	5Eh	-36.750	9Eh	-12.750	DEh	11.250
1Fh	-60.375	5Fh	-36.375	9Fh	-12.375	DFh	11.625
20h	-60.000	60h	-36.000	A0h	-12.000	E0h	12.000
21h	-59.625	61h	-35.625	A1h	-11.625	E1h	12.375
22h	-59.250	62h	-35.250	A2h	-11.250	E2h	12.750
23h	-58.875	63h	-34.875	A3h	-10.875	E3h	13.125
24h	-58.500	64h	-34.500	A4h	-10.500	E4h	13.500
25h	-58.125	65h	-34.125	A5h	-10.125	E5h	13.875
26h	-57.750	66h	-33.750	A6h	-9.750	E6h	14.250
27h	-57.375	67h	-33.375	A7h	-9.375	E7h	14.625
28h	-57.000	68h	-33.000	A8h	-9.000	E8h	15.000
29h	-56.625	69h	-32.625	A9h	-8.625	E9h	15.375
2Ah	-56.250	6Ah	-32.250	AAh	-8.250	EAh	15.750
2Bh	-55.875	6Bh	-31.875	ABh	-7.875	EBh	16.125
2Ch	-55.500	6Ch	-31.500	ACh	-7.500	ECh	16.500
2Dh	-55.125	6Dh	-31.125	ADh	-7.125	EDh	16.875
2Eh	-54.750	6Eh	-30.750	A Eh	-6.750	EEh	17.250
2Fh	-54.375	6Fh	-30.375	AFh	-6.375	EFh	17.625
30h	-54.000	70h	-30.000	B0h	-6.000	F0h	18.000
31h	-53.625	71h	-29.625	B1h	-5.625	F1h	18.375
32h	-53.250	72h	-29.250	B2h	-5.250	F2h	18.750
33h	-52.875	73h	-28.875	B3h	-4.875	F3h	19.125
34h	-52.500	74h	-28.500	B4h	-4.500	F4h	19.500
35h	-52.125	75h	-28.125	B5h	-4.125	F5h	19.875
36h	-51.750	76h	-27.750	B6h	-3.750	F6h	20.250
37h	-51.375	77h	-27.375	B7h	-3.375	F7h	20.625
38h	-51.000	78h	-27.000	B8h	-3.000	F8h	21.000
39h	-50.625	79h	-26.625	B9h	-2.625	F9h	21.375
3Ah	-50.250	7Ah	-26.250	BAh	-2.250	FAh	21.750
3Bh	-49.875	7Bh	-25.875	BBh	-1.875	FBh	22.125
3Ch	-49.500	7Ch	-25.500	BCh	-1.500	FCh	22.500
3Dh	-49.125	7Dh	-25.125	BDh	-1.125	FDh	22.875
3Eh	-48.750	7Eh	-24.750	BEh	-0.750	FEh	23.250
3Fh	-48.375	7Fh	-24.375	BFh	-0.375	FFh	23.625

Table 9 ADC Digital Volume Range

ADC HIGH PASS FILTER

A digital high-pass filter is enabled by default to the ADC path to remove DC offsets. This filter can also be used to remove low frequency noise in handheld applications (e.g. wind noise, handling noise or mechanical vibration).

The ADC High Pass filter is enabled by ADC_HPF. Note that this filter must always be set when the Dynamic Range Controller (DRC) is enabled. The DRC will not function correctly if ADC_HPF is not set.

The filter operates in one of two modes, selected by ADC_HPF_MODE.

The ADC_HPF_SR register should be set according to the selected ADC sample rate. See “Clocking and Sample Rates” for details of the ADC sample rate.

In Hi-Fi mode (ADC_HPF_MODE = 0), the high-pass filter is optimised for removing DC offsets without degrading the bass response and has a cut-off frequency of 3.5Hz when the sample rate (fs) = 44.1kHz.

In Application mode (ADC_HPF_MODE = 1), the HPF cut-off frequency is set using ADC_HPF_CUT. This mode is intended for voice communication; it is recommended to set the cut-off frequency below 300Hz (e.g. ADC_HPF_CUT = 101 when fs = 8kHz or fs = 16kHz).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R26 (1Ah) ADC Control 2	6	ADC_HPF_MODE	0	ADC Digital HPF Mode 0 = Hi-Fi mode (1 st order) 1 = Application mode (2 nd order)
	5:4	ADC_HPF_SR [1:0]	10	ADC Digital HPF Sample Rate 00 = 8kHz to 12kHz 01 = 16kHz to 24kHz 10 = 32kHz to 48kHz 11 = Reserved
	3:1	ADC_HPF_CUT [2:0]	000	ADC Digital High Pass Filter Cutoff Note that the cut-off frequency scales with sample rate. See Table 11 for cut-off frequencies at all supported sample rates.
	0	ADC_HPF	1	ADC Digital High Pass Filter Enable 0 = Disabled 1 = Enabled

Table 10 ADC High-pass Filter Control Registers

SAMPLE FREQUENCY (kHz)	CUT-OFF FREQUENCY (Hz)								
	HI-FI MODE	APPLICATION MODE / ADC_HPF_CUT[2:0]							
		000	001	010	011	100	101	110	111
8.000	3.0	80.5	100.5	129.0	160.5	200.5	256.5	320.5	400.5
11.025	4.5	111.0	138.5	177.5	221.0	276.5	353.0	442.0	551.5
12.000	4.5	120.5	151.0	193.0	240.5	300.5	384.5	481.0	600.5
16.000	3.0	80.0	101.0	129.0	161.0	200.5	256.5	321.0	401.0
22.050	4.5	110.5	139.0	177.5	221.5	276.0	353.5	442.0	552.5
24.000	4.5	120.5	151.5	193.5	241.5	300.5	385.0	481.5	601.0
32.000	2.5	80.0	101.5	129.0	160.5	200.0	257.5	320.0	401.0
44.100	3.5	110.0	139.5	177.5	221.0	275.5	355.0	441.0	552.5
48.000	4.0	119.5	152.0	193.0	240.5	300.0	386.5	480.0	601.0

Table 11 ADC High-pass Filter Cut-off Frequencies

Filter response plots for the ADC high-pass filter are shown in “Digital Filter Characteristics”.

DSP CORE

DSP Core is at the centre of the ADC / DAC / Digital Audio Interface (I2S) blocks. It provides signal routing, and also implements a number of configurable signal processing functions.

The signal processing functions are arranged in three blocks, as follows:

- Signal Enhancement 1 (SE1) - Low-pass / High-pass filter, 3D-stereo enhancement, 5 notch filters, generic 'Direct Form 1' filter.
- Signal Enhancement 2 (SE2) – High Pass Filter, ReTune™ processing, 5-band equalizer.
- Signal Enhancement 3 (SE3) - Dynamic range control.

Note that, although the WM8944B is largely a mono device, it supports a stereo signal path from the digital microphone interface to the digital audio interface. In the default configuration, the analogue input/output paths are associated with the Left channel of the digital audio interface.

The DSP Configuration modes and each of the Signal Enhancement blocks is described in the following sections.

DSP CONFIGURATION MODES

The DSP Configuration Mode is determined using the SE_CONFIG register field; this configures the signal paths between the Signal Enhancement blocks and the ADC, Digital Microphone, DAC and Digital Audio interfaces. The supported DSP modes are illustrated in Figure 11.




Figure 11 DSP Configuration Modes


Record mode enables the entire set of Signal Enhancement functions in the ADC / Digital Microphone path. The direct DAC path is also active, without any Signal Enhancement functions; this allows basic audio playback and digital beep generation.

Playback mode enables the entire set of DSP functions in the DAC path. The direct ADC / Digital Microphone path is also active, without any DSP functions; this allows basic audio record functions to the host system.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R64 (40h) SE Config Selection	3:0	SE_CONFIG [3:0]	0000	DSP Configuration Mode select 0000 = Record mode 0001 = Playback mode 0010 = DSP General mode 1 0011 = DSP General mode 2

Table 12 DSP Configuration Mode Select

LOW-PASS / HIGH-PASS FILTER (LPF/HPF)



The Low-pass / High-pass filter is part of the SE1 block. This first-order filter can be configured to be high-pass, low-pass; it can also be bypassed. The cut-off frequency is programmable; the default setting is bypass (OFF).

The filters are enabled using the SE1_LHPF_L_ENA and SE1_LHPF_R_ENA register bits defined in Table 13.

The 3D enhancement coefficients are programmed in registers R65 to R67. For the derivation of these registers, refer to the configuration tools supplied with the WM8944B Evaluation Kit.

Example plots of the Low-pass / High-pass filter response are shown in Figure 12.





Figure 12 Low-pass / High-pass Filter Responses

3D SURROUND


The 3D-stereo surround effect is part of the SE1 block. This function uses time delays and controlled cross-talk mechanisms to adjust the depth or width of the stereo audio. The 3D-stereo surround effect includes programmable high-pass or low-pass filtering to limit the 3D effect to specific frequency bands if required. The structure of the 3D surround processing is illustrated in Figure 13.





Figure 13 3D Surround Processing

The 3D surround depth is programmable; the default setting is OFF. The 3D surround processing can also be configured to create a mono mix of the Left and Right channels in the ADC path.

Note that the 3D surround processing can only be used with the stereo digital microphone in the ADC path.

The 3D enhancement is enabled on the left and right channels using the SE1_3D_L_ENA and SE1_3D_R_ENA register bits defined in Table 13. (Note that these bits can be enabled independently of each other.)

The 3D enhancement coefficients are programmed in registers R68 to R70. For the derivation of these registers, refer to the configuration tools supplied with the WM8944B Evaluation Kit.

5-NOTCH FILTER


The 5-notch filter is part of the SE1 block. This function allows up to 5 programmable frequency bands to be attenuated. The frequency and width of each notch is configurable; the depth of the attenuation may also be adjusted. The default setting is bypass (OFF).

The notch filters are enabled on the left and right channels using the SE1_NOTCH_L_ENA and SE1_NOTCH_R_ENA register bits defined in Table 13. Note that, although the 5-notch filter can be enabled on the left/right channels independently, the parameters that define the notch filters apply equally to the left and right channels, when enabled.

The notch filter coefficients are programmed in registers R72 to R91. For the derivation of these registers, refer to the configuration tools supplied with the WM8944B Evaluation Kit.

Note that the notch filters should not be configured for centre-frequencies below 120Hz. To apply filtering at low frequencies, the SE1 High Pass Filter should be used.

Typical applications for the notch filters are filtering of fixed-frequency noise or resonances; these might arise from a motor (eg. DSC zoom lens motor) or from characteristics of the application housing. Example plots of the Notch filter response are shown in Figure 14.





Figure 14 Notch Filter Responses

DF1 FILTER


The DF1 filter is part of the SE1 block. This provides a direct-form 1 standard filter, as illustrated in Figure 15. The default coefficients give a transparent filter response.




Figure 15 Direct-Form 1 Standard Filter Structure

The DF1 response is defined by the following equations:


$$y[n] = c_1x[n] + c_2x[n-1] + c_3y[n-1]$$

$$H = \frac{y}{x} = \frac{c_1 + c_2z^{-1}}{1 - c_3z^{-1}}$$

The DF1 filters are enabled using the SE1_DF1_L_ENA and SE1_DF1_R_ENA registers bit defined in Table 13.


The DF1 filter coefficients are programmed in registers R92 to R98. For the derivation of these registers, refer to the configuration tools supplied with the WM8944B Evaluation Kit.

The DF1 filter can be used to implement very complex response patterns, with specific phase and gain responses at different frequencies. Typical applications of this type of filter include the application of refinements or compensations to other user-selected filters.

HPF


The High Pass Filter (HPF) is part of the SE2 block. The HPF cut-off frequency is fixed at 3.7Hz, suitable for removing DC offsets in the record or playback path.

The filters are enabled using the SE2_HPF_L_ENA and SE2_HPF_R_ENA register bits defined in Table 14.

RETUNE FILTER



The ReTune™ filter is part of the SE2 block. This is a very advanced feature that is intended to perform frequency linearization according to the particular needs of the application microphone, loudspeaker or housing. The ReTune algorithms can provide acoustic equalisation and selective phase (delay) control of specific frequency bands.

The ReTune™ filters are enabled using the SE2_RETUNE_L_ENA and SE2_RETUNE_R_ENA register bits defined in Table 14.

The ReTune™ filter coefficients are programmed in registers R101 to R132. For the derivation of the other ReTune configuration parameters, the WISCE™ software must be used to analyse the requirements of the application. (Refer to WISCE™ for further information.) If desired, one or more sets of register coefficients might be derived for different operating scenarios, and these may be recalled and written to the CODEC registers as required in the target application. The ReTune configuration procedure involves the generation and analysis of test signals as outlined below.

To determine the characteristics of the microphone in an application, a test signal is applied to a loudspeaker that is in the acoustic path to the microphone. The received signal through the application microphone is analysed and compared with the received signal from a reference microphone in order to determine the characteristics of the application microphone.

To determine the characteristics of the loudspeaker in an application, a test signal is applied to the target application. A reference microphone is positioned in the normal acoustic path of the loudspeaker, and the received signal is analysed to determine how accurately the loudspeaker has reproduced the test signal.

5-BAND EQ



The 5-band EQ is part of the SE2 block. This function allows 5 frequency bands to be controlled. The upper and lower frequency bands are controlled by low-pass and high-pass filters respectively. The middle three frequency bands are notch filters. The cut-off / centre frequency of each filter is programmable, and up to 12dB gain or attenuation can be selected in each case.

The 5-band EQ is enabled using the SE2_5BEQ_L_ENA register bit defined in Table 14.

The 5-band EQ coefficients are programmed in registers R132 to R175. For the derivation of these registers, refer to the WISCE™ software.

Typical applications of the 5-band EQ include the selection of user-preferences for different music types, such as 'rock', 'dance' or 'classical' EQ profiles.

Note that when the right channel 5BEQ filter is disabled the gains for each of the frequency bands must be set to 0dB.

DYNAMIC RANGE CONTROL (DRC)


The Dynamic Range Control (DRC) forms the SE3 block. The DRC provides a range of compression, limiting and noise gate functions to support optimum configuration for recording or playback modes. The DRC is configured using the control fields in registers R29 to R35 - see “Dynamic Range Control”.

SIGNAL ENHANCEMENT REGISTER CONTROLS

The SE1 ‘enable’ bits are described in Table 13. Note that other control fields must also be determined and written to the WM8944B using WISCE™ or other tools. The registers described below only allow the sub-blocks of SE1 to be enabled or disabled.

Note that it is not recommended to access these control fields unless appropriate values have been written to the associated bits in registers R65 to R95.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R65 (41h) SE1_LHPF_CONFIG	1	SE1_LHPF_R_ENA	0	SE1 Right channel low-pass / high-pass filter enable 0 = Disabled 1 = Enabled
	0	SE1_LHPF_L_ENA	0	SE1 Left channel low-pass / high-pass filter enable 0 = Disabled 1 = Enabled
R68 (41h) SE1_3D_CONFIG	1	SE1_3D_R_ENA	0	SE1 Right channel 3D stereo enhancement enable 0 = Disabled 1 = Enabled
	0	SE1_3D_L_ENA	0	SE1 Left channel 3D stereo enhancement enable 0 = Disabled 1 = Enabled
R71 (47h) SE1_NOTCH_CONFIG	1	SE1_NOTCH_R_ENA	0	SE1 Right channel notch filters enable 0 = Disabled 1 = Enabled
	0	SE1_NOTCH_L_ENA	0	SE1 Left channel notch filters enable 0 = Disabled 1 = Enabled
R92 (5Ch) SE1_DF1_CONFIG	1	SE1_DF1_R_ENA	0	SE1 Right channel DF1 filter enable 0 = Disabled 1 = Enabled
	0	SE1_DF1_L_ENA	0	SE1 Left channel DF1 filter enable 0 = Disabled 1 = Enabled

Table 13 Signal Enhancement Block 1 (SE1)

The SE2 'enable' bits are described in Table 14. Note that (with the exception of the SE2 HPF) other control fields must also be determined and written to the WM8944B using WISCE™ or other tools. The registers described below only allow the sub-blocks of SE2 to be enabled or disabled.

Note that it is not recommended to access these control fields unless appropriate values have been written to the associated bits in registers R99 to R175.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R99 (63h) SE2_HPFCO NFIG	1	SE2_HPFR_ENA	0	SE2 Right channel High-pass filter enable 0 = Disabled 1 = Enabled
	0	SE2_HPFL_ENA	0	SE2 Left channel High-pass filter enable 0 = Disabled 1 = Enabled
R100 (64h) SE2_RETUNE _CONFIG	1	SE2_RETUNE_R_ENA	0	SE2 Right channel ReTune filter enable 0 = Disabled 1 = Enabled
	0	SE2_RETUNE_L_ENA	0	SE2 Left channel ReTune filter enable 0 = Disabled 1 = Enabled
R133 (85h) SE2_5BEQ_C ONFIG	0	SE2_5BEQL_ENA	0	SE2 Left channel 5-band EQ enable 0 = Disabled 1 = Enabled

Table 14 Signal Enhancement Block 2 (SE2)

The register controls for Signal Enhancement Block SE3 are defined in the "Dynamic Range Control (DRC)" section.

DYNAMIC RANGE CONTROL (DRC)

The dynamic range controller (DRC) is a circuit which can be enabled in the digital playback or digital record path of the WM8944B, depending upon the selected DSP mode. The function of the DRC is to adjust the signal gain in conditions where the input amplitude is unknown or varies over a wide range, e.g. when recording from microphones built into a handheld system.

The DRC can apply Compression and Automatic Level Control to the signal path. It incorporates 'anti-clip' and 'quick release' features for handling transients in order to improve intelligibility in the presence of loud impulsive noises.

The DRC also incorporates a Noise Gate function, which provides additional attenuation of very low-level input signals. This means that the signal path is quiet when no signal is present, giving an improvement in background noise level under these conditions.

The DRC is enabled as described in Table 15. The audio signal path controlled by the DRC depends upon the selected DSP Configuration mode - see "DSP Core" for details.

If the DRC is used in the record path then to remove any DC offset from the input signal the ADC high pass filter must be enabled. The ADC HPF is enabled when ADC_HPFC = 1. This is the default condition. The DRC will not function correctly if there is any DC offset.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R29 (1Dh) DRC Control 1	7	DRC_ENA	0	DRC Enable 0 = Disabled 1 = Enabled

Table 15 DRC Enable


DRC COMPRESSION / EXPANSION / LIMITING

The DRC supports two different compression regions, separated by a “Knee” at a specific input amplitude. In the region above the knee, the compression slope DRC_HI_COMP applies; in the region below the knee, the compression slope DRC_LO_COMP applies.

The DRC also supports a noise gate region, where low-level input signals are heavily attenuated. This function can be enabled or disabled according to the application requirements. The DRC response in this region is defined by the expansion slope DRC_NG_EXP.

For additional attenuation of signals in the noise gate region, an additional “knee” can be defined (shown as “Knee2” in Figure 16). When this knee is enabled, this introduces an infinitely steep drop-off in the DRC response pattern between the DRC_LO_COMP and DRC_NG_EXP regions.

The overall DRC compression characteristic in “steady state” (i.e. where the input amplitude is near-constant) is illustrated in Figure 16.


Figure 16 DRC Response Characteristic

The slope of the DRC response is determined by register fields DRC_HI_COMP and DRC_LO_COMP. A slope of 1 indicates constant gain in this region. A slope less than 1 represents compression (i.e. a change in input amplitude produces only a smaller change in output amplitude). A slope of 0 indicates that the target output amplitude is the same across a range of input amplitudes; this is infinite compression.

When the noise gate is enabled, the DRC response in this region is determined by the DRC_NG_EXP register. A slope of 1 indicates constant gain in this region. A slope greater than 1 represents expansion (ie. a change in input amplitude produces a larger change in output amplitude).

When the DRC_KNEE2_OP knee is enabled (“Knee2” in Figure 16), this introduces the vertical line in the response pattern illustrated, resulting in infinitely steep attenuation at this point in the response.

The DRC parameters are listed in Table 16.

REF	PARAMETER	DESCRIPTION
1	DRC_KNEE_IP	Input level at Knee1 (dB)
2	DRC_KNEE_OP	Output level at Knee1 (dB)
3	DRC_HI_COMP	Compression ratio above Knee1
4	DRC_LO_COMP	Compression ratio below Knee1
5	DRC_KNEE2_IP	Input level at Knee2 (dB)
6	DRC_NG_EXP	Expansion ratio below Knee2
7	DRC_KNEE2_OP	Output level at Knee2 (dB)

Table 16 DRC Response Parameters

The noise gate is enabled when the DRC_NG_ENA register is set. When the noise gate is not enabled, parameters 5, 6, 7 above are ignored, and the DRC_LO_COMP slope applies to all input signal levels below Knee1.

The DRC_KNEE2_OP knee is enabled when the DRC_KNEE2_OP_ENA register is set. When this bit is not set, then parameter 7 above is ignored, and the Knee2 position always coincides with the low end of the DRC_LO_COMP region.

The “Knee1” point in Figure 16 is determined by register fields DRC_KNEE_IP and DRC_KNEE_OP.

Parameter Y0, the output level for a 0dB input, is not specified directly, but can be calculated from the other parameters, using the equation:

$$Y0 = DRC_KNEE_OP - (DRC_KNEE_IP \cdot DRC_HI_COMP)$$

The DRC Compression / Expansion / Limiting parameters are defined in Table 17.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R29 (1Dh) DRC Control 1	8	DRC_NG_ENA	0	DRC Noise Gate Enable 0 = Disabled 1 = Enabled
R32 (20h) DRC Control 4	12:8	DRC_KNEE2_IP	000000	Input signal level at the Noise Gate threshold ‘Knee2’. 00000 = -36dB 00001 = -37.5dB 00010 = -39dB ... (-1.5dB steps) 11110 = -81dB 11111 = -82.5dB See Table 18 for details Only applicable when DRC_NG_ENA = 1.
	7:2	DRC_KNEE_IP	000000	Input signal level at the Compressor ‘Knee’. 000000 = 0dB 000001 = -0.75dB 000010 = -1.5dB ... (-0.75dB steps) 111100 = -45dB 111101 = Reserved 11111X = Reserved See Table 18 for details

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33 (21h) DRC Control 5	13	DRC_KNEE2_OP_ENA	0	DRC_KNEE2_OP Enable 0 = Disabled 1 = Enabled
	12:8	DRC_KNEE2_OP	00000	Output signal at the Noise Gate threshold 'Knee2'. 00000 = -30dB 00001 = -31.5dB 00010 = -33dB ... (-1.5dB steps) 11110 = -75dB 11111 = -76.5dB See Table 18 for details Only applicable when DRC_KNEE2_OP_ENA = 1.
	7:3	DRC_KNEE_OP	00000	Output signal at the Compressor 'Knee'. 00000 = 0dB 00001 = -0.75dB 00010 = -1.5dB ... (-0.75dB steps) 11110 = -22.5dB 11111 = Reserved See Table 18 for details
	2:0	DRC_HI_COMP	011	Compressor slope (upper region) 000 = 1 (no compression) 001 = 1/2 010 = 1/4 011 = 1/8 100 = 1/16 101 = 0 110 = Reserved 111 = Reserved
R35 (23h) DRC Control 7	9:8	DRC_NG_EXP	00	Noise Gate slope 00 = 1 (no expansion) 01 = 2 10 = 4 11 = 8
	7:5	DRC_LO_COMP	000	Compressor slope (lower region) 000 = 1 (no compression) 001 = 1/2 010 = 1/4 011 = 1/8 100 = 0 101 = Reserved 11X = Reserved

Table 17 DRC Control Registers

KNEE INPUT LEVEL (DRC_KNEE_IP)				KNEE OUTPUT LEVEL (DRC_KNEE_OP)		KNEE2 INPUT LEVEL (DRC_KNEE2_IP)		KNEE2 OUTPUT LEVEL (DRC_KNEE2_OP)	
R32[7:2]	LEVEL	R32[7:2]	LEVEL	R33[7:3]	LEVEL	R32[12:8]	LEVEL	R33[12:8]	LEVEL
00h	0.00	20h	-24.00	00h	0.00	00h	-36.00	00h	-30.00
01h	-0.75	21h	-24.75	01h	-0.75	01h	-37.50	01h	-31.50
02h	-1.50	22h	-25.50	02h	-1.50	02h	-39.00	02h	-33.00
03h	-2.25	23h	-26.25	03h	-2.25	03h	-40.50	03h	-34.50
04h	-3.00	24h	-27.00	04h	-3.00	04h	-42.00	04h	-36.00
05h	-3.75	25h	-27.75	05h	-3.75	05h	-43.50	05h	-37.50
06h	-4.50	26h	-28.50	06h	-4.50	06h	-45.00	06h	-39.00
07h	-5.25	27h	-29.25	07h	-5.25	07h	-46.50	07h	-40.50
08h	-6.00	28h	-30.00	08h	-6.00	08h	-48.00	08h	-42.00
09h	-6.75	29h	-30.75	09h	-6.75	09h	-49.50	09h	-43.50
0Ah	-7.50	2Ah	-31.50	0Ah	-7.50	0Ah	-51.00	0Ah	-45.00
0Bh	-8.25	2Bh	-32.25	0Bh	-8.25	0Bh	-52.50	0Bh	-46.50
0Ch	-9.00	2Ch	-33.00	0Ch	-9.00	0Ch	-54.00	0Ch	-48.00
0Dh	-9.75	2Dh	-33.75	0Dh	-9.75	0Dh	-55.50	0Dh	-49.50
0Eh	-10.50	2Eh	-34.50	0Eh	-10.50	0Eh	-57.00	0Eh	-51.00
0Fh	-11.25	2Fh	-35.25	0Fh	-11.25	0Fh	-58.50	0Fh	-52.50
10h	-12.00	30h	-36.00	10h	-12.00	10h	-60.00	10h	-54.00
11h	-12.75	31h	-36.75	11h	-12.75	11h	-61.50	11h	-55.50
12h	-13.50	32h	-37.50	12h	-13.50	12h	-63.00	12h	-57.00
13h	-14.25	33h	-38.25	13h	-14.25	13h	-64.50	13h	-58.50
14h	-15.00	34h	-39.00	14h	-15.00	14h	-66.00	14h	-60.00
15h	-15.75	35h	-39.75	15h	-15.75	15h	-67.50	15h	-61.50
16h	-16.50	36h	-40.50	16h	-16.50	16h	-69.00	16h	-63.00
17h	-17.25	37h	-41.25	17h	-17.25	17h	-70.50	17h	-64.50
18h	-18.00	38h	-42.00	18h	-18.00	18h	-72.00	18h	-66.00
19h	-18.75	39h	-42.75	19h	-18.75	19h	-73.50	19h	-67.50
1Ah	-19.50	3Ah	-43.50	1Ah	-19.50	1Ah	-75.00	1Ah	-69.00
1Bh	-20.25	3Bh	-44.25	1Bh	-20.25	1Bh	-76.50	1Bh	-70.50
1Ch	-21.00	3Ch	-45.00	1Ch	-21.00	1Ch	-78.00	1Ch	-72.00
1Dh	-21.75	3Dh	Reserved	1Dh	-21.75	1Dh	-79.50	1Dh	-73.50
1Eh	-22.50	3Eh	Reserved	1Eh	-22.50	1Eh	-81.00	1Eh	-75.00
1Fh	-23.25	3Fh	Reserved	1Fh	Reserved	1Fh	-82.50	1Fh	-76.50

Table 18 DRC Digital Gain Range

GAIN LIMITS

The minimum and maximum gain applied by the DRC is set by register fields DRC_MINGAIN, DRC_MAXGAIN and DRC_NG_MINGAIN. These limits can be used to alter the DRC response from that illustrated in Figure 16. If the range between maximum and minimum gain is reduced, then the extent of the dynamic range control is reduced.

The minimum gain in the Compression regions of the DRC response is set by DRC_MINGAIN. The minimum gain in the Noise Gate region is set by DRC_NG_MINGAIN. The minimum gain limit prevents excessive attenuation of the signal path.

The maximum gain limit set by DRC_MAXGAIN prevents quiet signals (or silence) from being excessively amplified.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R30 (1Eh) DRC Control 2	12:9	DRC_NG_MINGAIN [3:0]	0110	Minimum gain the DRC can use to attenuate audio signals when the noise gate is active. 0000 = -36dB 0001 = -30dB 0010 = -24dB 0011 = -18dB 0100 = -12dB 0101 = -6dB 0110 = 0dB 0111 = 6dB 1000 = 12dB 1001 = 18dB 1010 = 24dB 1011 = 30dB 1100 = 36dB 1101 to 1111 = Reserved
	4:2	DRC_MINGAIN [2:0]	001	Minimum gain the DRC can use to attenuate audio signals 000 = 0dB 001 = -12dB (default) 010 = -18dB 011 = -24dB 100 = -36dB 101 = Reserved 11X = Reserved
	1:0	DRC_MAXGAIN [1:0]	01	Maximum gain the DRC can use to boost audio signals (dB) 00 = 12dB 01 = 18dB 10 = 24dB 11 = 36dB

Table 19 DRC Gain Limits

GAIN READBACK

The gain applied by the DRC can be read from the DRC_GAIN register. This is a 16-bit, fixed-point value, which expresses the DRC gain as a voltage multiplier.

DRC_GAIN is coded as a fixed-point quantity, with an MSB weighting of 64. The first 7 bits represent the integer portion; the remaining bits represent the fractional portion. If desired, the value of this field may be interpreted by treating DRC_GAIN as an integer value, and dividing the result by 512, as illustrated in the following examples:

DRC_GAIN = 05D4 (hex) = 1380 (decimal)

Divide by 512 gives 2.914 voltage gain, or 4.645dB

DRC_GAIN = 0100 (hex) = 256 (decimal)

Divide by 512 gives 0.5 voltage gain, or -3.01dB

The DRC_GAIN register is defined in Table 20.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R36 (24h) DRC Status (Read only)	15:0	DRC_GAIN [15:0]		DRC Gain value (Read only). This is the DRC gain, expressed as a voltage multiplier. Fixed point coding, MSB = 64. The first 7 bits are the integer portion; the remaining bits are the fractional part.

Table 20 DRC Gain Readback

DYNAMIC CHARACTERISTICS

The dynamic behaviour determines how quickly the DRC responds to changing signal levels. Note that the DRC responds to the peak signal amplitude over a period of time.

The DRC_ATK determines how quickly the DRC gain decreases when the signal amplitude is high. The DRC_DCY determines how quickly the DRC gain increases when the signal amplitude is low.

These register fields are described in Table 21. Note that the register defaults are suitable for general purpose microphone use.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R31 (1Fh) DRC Control 3	7:4	DRC_ATK [3:0]	0100	Attack rate relative to the input signal (seconds/6dB) 0000 = Reserved 0001 = 181us 0010 = 363us 0011 = 726us 0100 = 1.45ms 0101 = 2.9ms 0110 = 5.8ms 0111 = 11.6ms 1000 = 23.2ms 1001 = 46.4ms 1010 = 92.8ms 1011 = 185.6ms 1100-1111 = Reserved
	3:0	DRC_DCY [3:0]	0010	Decay rate relative to the input signal (seconds/6dB) 0000 = 186ms 0001 = 372ms 0010 = 743ms 0011 = 1.49s 0100 = 2.97s 0101 = 5.94s 0110 = 11.89s 0111 = 23.78s 1000 = 47.56s 1001-1111 = Reserved

Table 21 DRC Time Constants

Under the following conditions, it is possible to predict the attack times with an input sine wave:

Decay rate is set at least 8 times the attack rate.

Attack time * input frequency > 1

To estimate the attack time for 10%-90%:

Attack Time = Register Value * 2.24

For example, if DRC_ATK = 1.45ms/6dB, then the attack time (10%-90%) = 1.45ms * 2.24 = 3.25ms.

The decay time for 10%-90% can be estimated using the graph in Figure 17.




Figure 17 Decay Time vs Register Value Decay Rate

The decay rate register value read from the horizontal axis and the decay time (10%-90%) read from the vertical axis.

For example, if DRC DRC_DCY = 743ms/6dB, then the estimate decay time (10%-90%) taken from the graph is 1.0s.

ANTI-CLIP CONTROL

The DRC includes an Anti-Clip feature to avoid signal clipping when the input amplitude rises very quickly. This feature uses a feed-forward technique for early detection of a rising signal level. Signal clipping is avoided by dynamically increasing the gain attack rate when required. The Anti-Clip feature is enabled using the DRC_ANTICLIP bit.

Note that the feed-forward processing increases the latency in the input signal path. The DRC Anti-Clip control is described in Table 22.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R29 (1Dh) DRC Control 1	1	DRC_ANTICLIP	1	DRC Anti-clip Enable 0 = Disabled 1 = Enabled

Table 22 DRC Anti-Clip Control

Note that the Anti-Clip feature operates entirely in the digital domain. It cannot be used to prevent signal clipping in the analogue domain nor in the source signal. Analogue clipping can only be prevented by reducing the analogue signal gain or by adjusting the source signal.

Note that the Anti-Clip and Quick Release features should not be used at the same time.

QUICK-RELEASE CONTROL

The DRC includes a Quick-Release feature to handle short transient peaks that are not related to the intended source signal. For example, in handheld microphone recording, transient signal peaks sometimes occur due to user handling, key presses or accidental tapping against the microphone. The Quick Release feature ensures that these transients do not cause the intended signal to be masked by the longer time constants of DRC_DCY.

The Quick-Release feature is enabled by setting the DRC_QR bit. When this bit is enabled, the DRC measures the crest factor (peak to RMS ratio) of the input signal. A high crest factor is indicative of a transient peak that may not be related to the intended source signal. If the crest factor exceeds the level set by DRC_QR_THR, then the normal decay rate (DRC_DCY) is ignored and a faster decay rate (DRC_QR_DCY) is used instead.

The DRC Quick-Release control bits are described in Table 23.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R29 (1Dh) DRC Control 1	2	DRC_QR	1	DRC Quick-release Enable 0 = Disabled 1 = Enabled
R34 (22h) DRC Control 6	3:2	DRC_QR_THR [1:0]	00	DRC Quick-release threshold (crest factor in dB) 00 = 12dB 01 = 18dB 10 = 24dB 11 = 30dB
	1:0	DRC_QR_DCY [1:0]	00	DRC Quick-release decay rate (seconds/6dB) 00 = 0.725ms 01 = 1.45ms 10 = 5.8ms 11 = reserved

Table 23 DRC Quick-Release Control

Note that the Anti-Clip and Quick Release features should not be used at the same time.

DRC INITIAL CONDITION

The DRC can be set up to a defined initial condition based on the expected signal level when the DRC is enabled. This can be set using the DRC_INIT bits in register R35 (23h) bits 4 to 0.

Note: This does NOT set the initial gain of the DRC. It sets the expected signal level of the DRC input signal when the DRC is enabled.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R35 (23h) DRC Control 7	4:0	DRC_INIT	00000	Initial value at DRC startup 00000 = 0dB 00001 = -3.75dB ... (-3.75dB steps) 11111 = -116.25dB

Table 24 DRC Initial Condition

DIGITAL-TO-ANALOGUE CONVERTER (DAC)

The WM8944B DAC receives digital input data from the digital audio interface. (Note that, depending on the DSP Configuration mode, the digital input may first be processed and filtered in the DSP Core.) The digital audio data is converted to an oversampled bit-stream in the on-chip, true 24-bit digital interpolation filter. The bit-stream data enters the multi-bit, sigma-delta DAC, which converts it to high quality analogue audio.

The analogue output from the DAC can then be mixed with other analogue inputs before being sent to the analogue output pins (see “Output Signal Path”).

The DAC is enabled by the DAC_ENA register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3 (03h) Power Management 2	0	DAC_ENA	0	DAC Enable 0 = Disabled 1 = Enabled DAC_ENA must be set to 1 when processing data from the DAC or Digital Beep Generator.

Table 25 DAC Enable Control

DAC DIGITAL VOLUME CONTROL

The output of the DAC can be digitally amplified or attenuated over a range from -71.625dB to +23.625dB in 0.375dB steps. The volume can be controlled using DAC_VOL. The DAC Volume is part of the DAC Digital Filters block. The gain for a given eight-bit code X is given by:

$$0.375 \times (X-192) \text{ dB for } 1 \leq X \leq 255; \quad \text{MUTE for } X = 0$$

The output of the DAC can be digitally muted using the DAC_MUTE bit.

A digital soft-mute feature is provided in order to avoid sudden glitches in the analogue signal. When DAC_VOL_RAMP is enabled, then all mute, un-mute or volume change commands are implemented as a gradual volume change in the digital domain. The rate at which the volume ramps up is half of the sample freq (fs/2). The DAC_VOL_RAMP register field is described in Table 26.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R22 (16h) DAC Control 2	4	DAC_VOL_RAMP	1	DAC Volume Ramp control 0 = Disabled 1 = Enabled
R23 (17h) DAC Digital Vol	8	DAC_MUTE	1	DAC Digital Mute 0 = Disable Mute 1 = Enable Mute
	7:0	DAC_VOL [7:0]	1100_0000 (0dB)	DAC Digital Volume 0000_0000 = mute 0000_0001 = -71.625dB 0000_0010 = -71.250dB ... 1100_0000 = 0dB ... 1111_1111 = +23.625dB (See Table 27 for volume range)

Table 26 DAC Digital Volume Control

DAC_VOL	Volume (dB)	DAC_VOL	Volume (dB)	DAC_VOL	Volume (dB)	DAC_VOL	Volume (dB)
0h	MUTE	40h	-48.000	80h	-24.000	C0h	0.000
1h	-71.625	41h	-47.625	81h	-23.625	C1h	0.375
2h	-71.250	42h	-47.250	82h	-23.250	C2h	0.750
3h	-70.875	43h	-46.875	83h	-22.875	C3h	1.125
4h	-70.500	44h	-46.500	84h	-22.500	C4h	1.500
5h	-70.125	45h	-46.125	85h	-22.125	C5h	1.875
6h	-69.750	46h	-45.750	86h	-21.750	C6h	2.250
7h	-69.375	47h	-45.375	87h	-21.375	C7h	2.625
8h	-69.000	48h	-45.000	88h	-21.000	C8h	3.000
9h	-68.625	49h	-44.625	89h	-20.625	C9h	3.375
Ah	-68.250	4Ah	-44.250	8Ah	-20.250	CAh	3.750
Bh	-67.875	4Bh	-43.875	8Bh	-19.875	CBh	4.125
Ch	-67.500	4Ch	-43.500	8Ch	-19.500	CCh	4.500
Dh	-67.125	4Dh	-43.125	8Dh	-19.125	CDh	4.875
Eh	-66.750	4Eh	-42.750	8Eh	-18.750	CEh	5.250
Fh	-66.375	4Fh	-42.375	8Fh	-18.375	CFh	5.625
10h	-66.000	50h	-42.000	90h	-18.000	D0h	6.000
11h	-65.625	51h	-41.625	91h	-17.625	D1h	6.375
12h	-65.250	52h	-41.250	92h	-17.250	D2h	6.750
13h	-64.875	53h	-40.875	93h	-16.875	D3h	7.125
14h	-64.500	54h	-40.500	94h	-16.500	D4h	7.500
15h	-64.125	55h	-40.125	95h	-16.125	D5h	7.875
16h	-63.750	56h	-39.750	96h	-15.750	D6h	8.250
17h	-63.375	57h	-39.375	97h	-15.375	D7h	8.625
18h	-63.000	58h	-39.000	98h	-15.000	D8h	9.000
19h	-62.625	59h	-38.625	99h	-14.625	D9h	9.375
1Ah	-62.250	5Ah	-38.250	9Ah	-14.250	DAh	9.750
1Bh	-61.875	5Bh	-37.875	9Bh	-13.875	DBh	10.125
1Ch	-61.500	5Ch	-37.500	9Ch	-13.500	DCh	10.500
1Dh	-61.125	5Dh	-37.125	9Dh	-13.125	DDh	10.875
1Eh	-60.750	5Eh	-36.750	9Eh	-12.750	DEh	11.250
1Fh	-60.375	5Fh	-36.375	9Fh	-12.375	DFh	11.625
20h	-60.000	60h	-36.000	A0h	-12.000	E0h	12.000
21h	-59.625	61h	-35.625	A1h	-11.625	E1h	12.375
22h	-59.250	62h	-35.250	A2h	-11.250	E2h	12.750
23h	-58.875	63h	-34.875	A3h	-10.875	E3h	13.125
24h	-58.500	64h	-34.500	A4h	-10.500	E4h	13.500
25h	-58.125	65h	-34.125	A5h	-10.125	E5h	13.875
26h	-57.750	66h	-33.750	A6h	-9.750	E6h	14.250
27h	-57.375	67h	-33.375	A7h	-9.375	E7h	14.625
28h	-57.000	68h	-33.000	A8h	-9.000	E8h	15.000
29h	-56.625	69h	-32.625	A9h	-8.625	E9h	15.375
2Ah	-56.250	6Ah	-32.250	AAh	-8.250	EAh	15.750
2Bh	-55.875	6Bh	-31.875	ABh	-7.875	EBh	16.125
2Ch	-55.500	6Ch	-31.500	ACh	-7.500	ECh	16.500
2Dh	-55.125	6Dh	-31.125	ADh	-7.125	EDh	16.875
2Eh	-54.750	6Eh	-30.750	A Eh	-6.750	EEh	17.250
2Fh	-54.375	6Fh	-30.375	AFh	-6.375	EFh	17.625
30h	-54.000	70h	-30.000	B0h	-6.000	F0h	18.000
31h	-53.625	71h	-29.625	B1h	-5.625	F1h	18.375
32h	-53.250	72h	-29.250	B2h	-5.250	F2h	18.750
33h	-52.875	73h	-28.875	B3h	-4.875	F3h	19.125
34h	-52.500	74h	-28.500	B4h	-4.500	F4h	19.500
35h	-52.125	75h	-28.125	B5h	-4.125	F5h	19.875
36h	-51.750	76h	-27.750	B6h	-3.750	F6h	20.250
37h	-51.375	77h	-27.375	B7h	-3.375	F7h	20.625
38h	-51.000	78h	-27.000	B8h	-3.000	F8h	21.000
39h	-50.625	79h	-26.625	B9h	-2.625	F9h	21.375
3Ah	-50.250	7Ah	-26.250	BAh	-2.250	FAh	21.750
3Bh	-49.875	7Bh	-25.875	BBh	-1.875	FBh	22.125
3Ch	-49.500	7Ch	-25.500	BCh	-1.500	FCh	22.500
3Dh	-49.125	7Dh	-25.125	BDh	-1.125	FDh	22.875
3Eh	-48.750	7Eh	-24.750	BEh	-0.750	FEh	23.250
3Fh	-48.375	7Fh	-24.375	BFh	-0.375	FFh	23.625

Table 27 DAC Digital Volume Range

DAC AUTO-MUTE

The DAC digital mute and volume controls are described earlier in Table 26.

The DAC also incorporates an analogue auto-mute, which is enabled by setting DAC_AUTOMUTE. When the auto-mute is enabled, and a series of 1024 consecutive zero-samples is detected, the DAC output is muted in order to attenuate noise that might be present in output signal path. The DAC resumes normal operation as soon as digital audio data is detected.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R21 (15h) DAC Control 1	4	DAC_AUTOMUTE	1	DAC Auto-Mute Control 0 = Disabled 1 = Enabled

Table 28 DAC Auto Mute

Note: The DAC_AUTOMUTE bit should not be set when the BEEP generator is used.

DAC SLOPING STOPBAND FILTER

Two DAC filter types are available, selected by the register bit DAC_SB_FLT. When operating at lower sample rates (e.g. during voice communication) it is recommended that the sloping stopband filter type is selected (DAC_SB_FLT=1) to reduce out-of-band noise which can be audible at low DAC sample rates. See “Digital Filter Characteristics” for details of DAC filter characteristics.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R22 (16h) DAC Control 2	0	DAC_SB_FLT	0	Selects DAC filter characteristics 0 = Normal mode 1 = Sloping stopband mode

Table 29 DAC Sloping Stopband Filter

DIGITAL BEEP GENERATOR

The WM8944B provides a digital signal generator which can be used to inject an audio tone (beep) into the DAC signal path. The output of the beep generator is digitally mixed with the DAC outputs, after the DAC digital volume.

The beep is enabled using BEEP_ENA. The beep function creates an approximation of a Sine wave. The audio frequency is set using BEEP_RATE. The beep volume is set using BEEP_GAIN. Note that the volume of the digital beep generator is not affected by the DAC volume or DAC mute controls but the DAC_ENA bit must be set.

The DAC_AUTOMUTE bit should not be set when the BEEP generator is used.

The digital beep generator control fields are described in Table 30.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R37 (25h) Beep Control 1	6:3	BEEP_GAIN [3:0]	0000	Digital Beep Volume Control 0000 = mute 0001 = -83dB 0010 = -77dB ... (6dB steps) 1111 = +1dB
	2:1	BEEP_RATE [1:0]	01	Beep Waveform Control 00 = Reserved 01 = 1kHz 10 = 2kHz 11 = 4kHz
	0	BEEP_ENA	0	Digital Beep Enable 0 = Disabled 1 = Enabled Note that the DAC and associated signal path needs to be enabled when using the digital beep.

Table 30 Digital Beep Generator

OUTPUT SIGNAL PATH

The WM8944B provides a Line Output mixer and a Speaker Output mixer. Multiple inputs to each mixer provide a high degree of flexibility to route different signal paths to each of the analogue outputs.

The DAC output can be routed to the mixers either directly or in inverted phase. This provides additional capability to generate differential (BTL) output signals.

The analogue inputs AUX and IN1 can be configured as a differential signal path to the mixers, bypassing the Input PGA. This configuration can be used to minimise power consumption.

The analogue inputs AUX and IN1 can be routed directly to the Speaker outputs, bypassing the Speaker PGA and mixers. This can be used to provide a fixed-gain signal path for a "PC Beep" or similar application.

The output signal paths and associated control registers are illustrated in Figure 18.

Note that the speaker outputs are intended to drive a mono headset or speaker (in BTL configuration). They are not designed to drive stereo speakers.




Figure 18 Output Signal Paths

OUTPUT SIGNAL PATHS ENABLE

Each analogue output pin can be independently enabled or disabled using the register bits described in Table 31. The speaker PGA and mixers can also be controlled.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3 (03h) Power management 2	14	OUT_ENA	0	LINEOUT enable 0 = Disabled 1 = Enabled
	12	SPK_PGA_ENA	0	Speaker PGA enable 0 = Disabled 1 = Enabled
	11	SPKN_SPKVDD_ENA	0	SPKOUTN enable 0 = Disabled 1 = Enabled Note that SPKOUTN is also controlled by SPKN_OP_ENA. When powering down SPKOUTN, the SPKN_SPKVDD_ENA bit should be reset first.
	10	SPKP_SPKVDD_ENA	0	SPKOUTP enable 0 = Disabled 1 = Enabled Note that SPKOUTP is also controlled by SPKP_OP_ENA. When powering down SPKOUTP, the SPKP_SPKVDD_ENA bit should be reset first
	7	SPKN_OP_ENA	0	SPKOUTN enable 0 = Disabled 1 = Enabled Note that SPKOUTN is also controlled by SPKN_SPKVDD_ENA. When powering up SPKOUTN, the SPKN_OP_ENA bit should be enabled first.
	6	SPKP_OP_ENA	0	SPKOUTP enable 0 = Disabled 1 = Enabled Note that SPKOUTP is also controlled by SPKP_SPKVDD_ENA. When powering up SPKOUTP, the SPKP_OP_ENA bit should be enabled first
	2	SPK_MIX_ENA	0	Speaker output mixer enable 0 = Disabled 1 = Enabled

Table 31 Output Signal Paths Enable

To enable the output PGA and mixers, the reference voltage VMID and the bias current must also be enabled. See “Reference Voltages and Master Bias” for details of the associated controls VMID_SEL and BIAS_ENA.

Note that the Line output, Speaker outputs, Speaker PGA mixer and Speaker PGA are all muted by default. The required signal paths must be un-muted using the control bits described in the respective tables below.

LINE OUTPUT MIXER CONTROL

The Line Output mixer (OUTMIX) controls are described in Table 32. These allow any of the DAC, Inverted DAC, IN1, AUX and ADC Bypass signals to be mixed. A differential AUX/IN1 signal can also be selected in the Line Output mixer. The output of the mixer can be muted using the LINE_MUTE bit.

Note that, when selecting the differential AUX/IN1 signal as an input to the Line Output mixer, the IN1 pin provides the non-inverting path and the AUX pin provides the inverting signal path.

Care should be taken when mixing more than one path to the Line Output mixer in order to avoid clipping. The gain of each input path is adjustable using a selectable -6dB control in each path to facilitate this.

Note that the attenuation control field DAC_TO_OUT_ATTEN controls the DAC and the Inverted DAC mixer paths to the Line Output mixer. Note that the DAC input level may also be controlled by the DAC digital volume control - see "Digital to Analogue Converter (DAC)" for further details.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R42 (2Ah) Output ctrl	8	LINE_MUTE	1	LINEOUT Output Mute 0 = Disable Mute 1 = Enable Mute
R49 (31h) Line mixer control 1	10	AUXDIFF_TO_OUT	0	Differential AUX/IN1 to Line Output Mixer select 0 = Disabled 1 = Enabled
	9	IN1_TO_OUT	0	IN1 to Line Output Mixer select 0 = Disabled 1 = Enabled
	6	BYP_TO_OUT	0	Input PGA (ADC bypass) to Line Output Mixer select 0 = Disabled 1 = Enabled
	5	MDAC_TO_OUT	0	Inverted DAC to Line Output Mixer select 0 = Disabled 1 = Enabled
	3	DAC_TO_OUT	0	DAC to Line Output Mixer select 0 = Disabled 1 = Enabled
	0	AUX_TO_OUT	0	AUX to Line Output Mixer select 0 = Disabled 1 = Enabled
R51 (33h) Line mixer control 2	10	AUXDIFF_TO_OUT_ATTEN	0	Differential AUX/IN1 to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation
	9	IN1_TO_OUT_ATTEN	0	IN1 to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation
	6	BYP_TO_OUT_ATTEN	0	Input PGA (ADC bypass) to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation
	3	DAC_TO_OUT_ATTEN	0	DAC to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	0	AUX_TO_OUT_ATTEN	0	AUX to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation

Table 32 Line Output Mixer (MIXOUT) Control

SPEAKER PGA MIXER CONTROL

The Speaker PGA mixer (MIXSPK) controls are described in Table 33. These allow any of the DAC, Inverted DAC, IN1, AUX and ADC Bypass signals to be mixed. A differential AUX/IN1 signal can also be selected in the Speaker PGA mixer. The output of the Speaker PGA mixer can be muted using the SPK_MIX_MUTE bit.

Note that, when selecting the differential AUX/IN1 signal as an input to the Speaker PGA mixer, the IN1 pin provides the non-inverting path and the AUX pin provides the inverting signal path.

Note that the output from the Speaker PGA mixer is also controlled by the Speaker PGA Volume control and the Speaker Output control described in the following sections.

Care should be taken when enabling more than one path to the Speaker PGA mixer in order to avoid clipping. The gain of each input path is adjustable using a selectable -6dB control in each path to facilitate this.

Note that the attenuation control field DAC_TO_PGA_ATTEN controls the DAC and the Inverted DAC mixer paths to the Speaker PGA mixer. Note that the DAC input level may also be controlled by the DAC digital volume control - see "Digital to Analogue Converter (DAC)" for further details.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3 (03h) Power Management 1	4	SPK_MIX_MUTE	1	Speaker PGA Mixer Mute 0 = Disable Mute 1 = Enable Mute
R43 (2Bh) SPK mixer control 1	10	AUXDIFF_TO_PGA	0	Differential AUX/IN1 to Speaker PGA Mixer select 0 = Disabled 1 = Enabled
	9	IN1_TO_PGA	0	IN1 to Speaker PGA Mixer select 0 = Disabled 1 = Enabled
	6	BYP_TO_PGA	0	Input PGA (ADC bypass) to Speaker PGA Mixer select 0 = Disabled 1 = Enabled
	5	MDAC_TO_PGA	0	Inverted DAC to Speaker PGA Mixer select 0 = Disabled 1 = Enabled
	3	DAC_TO_PGA	0	DAC to Speaker PGA Mixer select 0 = Disabled 1 = Enabled
	0	AUX_TO_PGA	0	AUX to Speaker PGA Mixer select 0 = Disabled 1 = Enabled
R45 (2Dh) SPK mixer control 3	10	AUXDIFF_TO_PGA_ATTEN	0	Differential AUX/IN1 to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	9	IN1_TO_PGA_ATTEN	0	IN1 to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation
	6	BYP_TO_PGA_ATTEN	0	Input PGA (ADC bypass) to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation
	3	DAC_TO_PGA_ATTEN	0	DAC to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation
	0	AUX_TO_PGA_ATTEN	0	AUX to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation

Table 33 Speaker PGA Mixer (MIXSPK) Control

SPEAKER PGA VOLUME CONTROL

The volume control of the Speaker PGA can be adjusted using the SPK_VOL register field as described in Table 34. The gain range is -57dB to +6dB in 1dB steps.

Note that the output from the Speaker PGA Volume control is an input to the Speaker Output control described in the following section.

To prevent "zipper noise", a zero-cross function is provided on the Speaker PGA. When this feature is enabled, volume updates will not take place until a zero-crossing is detected.

Note that any dc offset in the DAC data should be less than the peak data to ensure there are zero-crossings.

The Speaker PGA volume control register fields are described in Table 34.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R47 (2Fh) SPK volume ctrl	7	SPK_ZC	0	Speaker PGA Zero Cross Detector 0 = Change gain immediately 1 = Change gain on zero cross only
	6	SPK_PGA_MUTE	1	Speaker PGA Mute 0 = Disable Mute 1 = Enable Mute
	5:0	SPK_VOL [5:0]	11_1001 (0dB)	Speaker PGA Volume 00_0000 = -57dB gain 00_0001 = -56dB ... 11_1001 = 0dB ... 11_1111 = +6dB (See Table 35 for volume range)

Table 34 Speaker PGA Volume Control

PGA GAIN SETTING	VOLUME (dB)	PGA GAIN SETTING	VOLUME (dB)
00h	-57	20h	-25
01h	-56	21h	-24
02h	-55	22h	-23
03h	-54	23h	-22
04h	-53	24h	-21
05h	-52	25h	-20
06h	-51	26h	-19
07h	-50	27h	-18
08h	-49	28h	-17
09h	-48	29h	-16
0Ah	-47	2Ah	-15
0Bh	-46	2Bh	-14
0Ch	-45	2Ch	-13
0Dh	-44	2Dh	-12
0Eh	-43	2Eh	-11
0Fh	-42	2Fh	-10
10h	-41	30h	-9
11h	-40	31h	-8
12h	-39	32h	-7
13h	-38	33h	-6
14h	-37	34h	-5
15h	-36	35h	-4
16h	-35	36h	-3
17h	-34	37h	-2
18h	-33	38h	-1
19h	-32	39h	0
1Ah	-31	3Ah	+1
1Bh	-30	3Bh	+2
1Ch	-29	3Ch	+3
1Dh	-28	3Dh	+4
1Eh	-27	3Eh	+5
1Fh	-26	3Fh	+6

Table 35 Speaker PGA Volume Range

SPEAKER OUTPUT CONTROL

Each Speaker output has its own output mixer. This allows the output of the Speaker PGA to be enabled or disabled, and also allows the AUX and IN1 inputs to be routed directly to the Speaker outputs. (AUX can be routed to SPKOUTP; IN1 can be routed to SPKOUTN, as illustrated in Figure 18. The two Speaker outputs can be muted also, using SPKN_OP_MUTE and SPKP_OP_MUTE.

As described above, the analogue inputs AUX and IN1 can be routed directly to the Speaker outputs, bypassing the Speaker PGA and mixers. This can be used to provide a fixed-gain signal path that is unaffected by the Speaker PGA setting. This feature is intended for a “PC BEEP” or similar applications.

Care should be taken when enabling more than one path to the Speaker Output mixers in order to avoid clipping. The gain of each input path is adjustable using a selectable -6dB control in each path to facilitate this.

The Speaker Output control registers are described in Table 36.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3 (03h) Power Management 1	9	SPKN_OP_MUTE	1	SPKOUTN Output Mute 0 = Disable Mute 1 = Enable Mute
	8	SPKP_OP_MUTE	1	SPKOUTP Output Mute 0 = Disable Mute 1 = Enable Mute
R43 (2Bh) SPK mixer control 1	8	AUX_TO_SPKP	0	AUX to SPKOUTP select 0 = Disabled 1 = Enabled
	7	PGA_TO_SPKP	0	Speaker PGA Mixer to SPKOUTP select 0 = Disabled 1 = Enabled
R44 (2Ch) SPK mixer control2	9	IN1_TO_SPKN	0	IN1 to SPKOUTN select 0 = Disabled 1 = Enabled
	7	PGA_TO_SPKN	0	Speaker PGA Mixer to SPKOUTN select 0 = Disabled 1 = Enabled
R45 (2Dh) SPK mixer control3	8	AUX_TO_SPKP_ATTEN	0	AUX to SPKOUTP attenuation 0 = 0dB 1 = -6dB attenuation
	7	PGA_TO_SPKP_ATTEN	0	Speaker PGA Mixer to SPKOUTP attenuation 0 = 0dB 1 = -6dB attenuation
R46 (2Eh) SPK mixer control4	9	IN1_TO_SPKN_ATTEN	0	IN1 to SPKOUTN attenuation 0 = 0dB 1 = -6dB attenuation
	7	PGA_TO_SPKN_ATTEN	0	Speaker PGA Mixer to SPKOUTN attenuation 0 = 0dB 1 = -6dB attenuation

Table 36 Speaker Output Control

ANALOGUE OUTPUTS

The Line output and Speaker output pins are highly configurable and may be used in many different ways. The output mixers can be configured to generate single-ended or differential outputs. The Class AB Speaker output driver can deliver up to 400mW into an 8Ω speaker in BTL mode.

LINE OUTPUT

The line output LINEOUT is the external connection to the MIXOUT mixer. This is a single-ended output driver.

Note that single-ended line output can also be provided on SPKOUTP and SPKOUTN.

SPEAKER OUTPUTS

The speaker outputs SPKOUTP and SPKOUTN are the external connections to the Speaker Output mixers. These outputs are intended for a mono speaker or headphone in BTL configuration or for a twin mono line load.

In a typical application, a BTL output from the DAC may be generated at the speaker outputs by routing the Speaker PGA to the SPKOUTP and SPKOUTN pins.

The analogue inputs AUX and IN1 may also be routed to the SPKOUTP and SPKOUTN outputs by enabling the respective signal path in each of the speaker output mixers.

EXTERNAL COMPONENTS FOR LINE OUTPUT

In single-ended output configurations, DC blocking capacitors are required at the output pins (LINEOUT, SPKOUTP and SPKOUTN). See “Applications Information” for details of these components.

LDO REGULATOR

The WM8944B provides an internal LDO which provides a regulated voltage for use as an internal supply and reference, which can also be used to power external circuits.

The LDO is enabled by setting the LDO_ENA register bit. The LDO supply is drawn from the LDOVDD pin; the LDO output is provided on the LDOVOUT pin. The LDO requires a reference voltage and a bias source; these are configured as described below.

The LDO bias source (master bias or start-up bias) is selected using BIAS_SRC. Care is required during start-up to ensure that the selected bias is enabled; the master bias will not normally be available at initial start-up, and the start-up bias should be selected in the first instance.

The LDO reference voltage can be selected using LDO_REF_SEL; this allows selection of either the internal bandgap reference or one of the VMID resistor strings. When VMID is selected as the reference, then LDO_REF_SEL_FAST selects either the Normal VMID reference or the Fast-Start VMID reference. Care is required during start-up to ensure that the selected reference is enabled; the VMID references are enabled using VMID_ENA and VMID_FAST_START as described in Table 40 and Table 41 respectively. The internal bandgap reference is nominally 1.5V. Note that this value is not trimmed and may vary significantly (+/-10%) between different devices. When using this reference, the internal bandgap reference must be enabled by setting the BG_ENA register, as described in Table 37. The bandgap voltage can be adjusted using the BG_VSEL register as described in Table 39.

The LDO output voltage is set using the LDO_VSEL register, which sets the ratio of the output voltage to the LDO reference voltage. See Table 38 for LDO output voltages.

Example1:

How to generate an LDOVOUT voltage of 3.0V from a 3.3V LDOVDD supply voltage.

If VMID is selected as the reference voltage for the LDO (LDO_REF_SEL = 0) then the VMID voltage must be supplied from LDOVDD (VMID_REF_SEL = 0) and the VMID ratio set to 5/11 (VMID_CTRL = 0). This gives VMID = 1.5V.

The default LDO_VSEL gives LDOVOUT = Vref * 1.97 = 1.5V * 1.97 = 2.96V (see Table 38).

Example2:

Generating an LDOVOUT voltage of 2.4V from a 3.0V LDOVDD supply.

For maximum signal swing the VMID voltage should be half of the LDOVOUT voltage. For LDOVOUT of 2.4V the optimum VMID voltage is 1.2V. Select the VMID source voltage as LDOVOUT (VMID_REF_SEL = 1) and the VMID ratio as 1/2 (VMID_CTRL = 1). This gives VMID = 1.2V.

VMID cannot be used as the LDO reference voltage so use the Bandgap voltage as the LDO reference voltage (LDO_REF_SEL = 1, BG_ENA = 1). The default Bandgap voltage is 1.467V. For LDOVOUT of 2.4V LDOVSEL should be set to $2.4V / 1.467V = 1.636$. Referring to Table 38 LDO_VSEL = 03h will give LDOVOUT = $1.467 * 1.66 = 2.435V$.

Note that the Bandgap voltage is not trimmed so if required the Bandgap voltage can be changed (BG_VSEL – see Table 39) to get closer to the required voltage.

By default, the LDO output is actively discharged to GND through internal resistors when the LDO is disabled. This is desirable in shut-down to prevent any external connections being affected by the internal circuits. The LDO output can be set to float when the LDO is disabled; this is selected by setting the LDO_OP_FLT bit. This option should be selected if the LDO is bypassed and an external voltage is applied to LDOVOUT.

The LDO output is monitored for voltage accuracy. The LDO undervoltage status can be read at any time from the LDO_UV_STS bit, as described in Table 37. This bit can be polled at any time, or may output directly on a GPIO pin, or may be used to generate Interrupt events.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7 (07h) Additional control	7	BIAS_SRC	0	Bias Source select 0 = Master bias 1 = Start-Up bias
R17 (11h) Status Flags	0	LDO_UV_STS	0	LDO Undervoltage status (Read only) 0 = Normal 1 = Undervoltage
R53 (35h) LDO	15	LDO_ENA	0	LDO Enable 0 = Disabled 1 = Enabled
	14	LDO_REF_SEL_FAST	0	LDO Voltage reference select 0 = VMID (normal) 1 = VMID (fast start) This field is only effective when LDO_REF_SEL = 0
	13	LDO_REF_SEL	0	LDO Voltage reference select 0 = VMID 1 = Bandgap
	12	LDO_OPFLT	0	LDO Output float 0 = Disabled (Output discharged when disabled) 1 = Enabled (Output floats when disabled)
	4:0	LDO_VSEL [4:0]	00111	LDO Voltage select (Sets the LDO output as a ratio of the selected voltage reference. The voltage reference is set by LDO_REF_SEL.) 00111 = Vref x 1.97 (default) (See Table 38 for range)
R54 (36h) Bandgap	15	BG_ENA	0	Bandgap Reference Control 0 = Disabled 1 = Enabled
	4:0	BG_VSEL [4:0]	01010	Bandgap Voltage select (Sets the Bandgap voltage) 00000 = 1.200V ... 26.7mV steps 01010 = 1.467V (default) ... 01111 = 1.600V 10000 to 11111 = reserved (See Table 39 for values)

Table 37 LDO Regulator Control

LDO_VSEL [4:0]	LDO OUTPUT	LDO_VSEL [4:0]	LDO OUTPUT
00h	Vref x 1.42	10h	Vref x 2.85
01h	Vref x 1.50	11h	Vref x 3.00
02h	Vref x 1.58	12h	Vref x 3.16
03h	Vref x 1.66	13h	Vref x 3.32
04h	Vref x 1.74	14h	Vref x 3.49
05h	Vref x 1.82	15h	Vref x 3.63
06h	Vref x 1.90	16h	Vref x 3.79
07h	Vref x 1.97	17h	Vref x 3.95
08h	Vref x 2.06	18h	Vref x 4.12
09h	Vref x 2.13	19h	Vref x 4.28
0Ah	Vref x 2.21	1Ah	Vref x 4.42
0Bh	Vref x 2.29	1Bh	Vref x 4.58
0Ch	Vref x 2.37	1Ch	Vref x 4.75
0Dh	Vref x 2.45	1Dh	Vref x 4.90
0Eh	Vref x 2.53	1Eh	Vref x 5.06
0Fh	Vref x 2.69	1Fh	Vref x 5.23

Note – Vref is the applicable voltage reference, selected by LDO_REF_SEL.

Table 38 LDO Output Voltage Control

BG_VSEL [4:0]	BG VOLTAGE (V)	BG_VSEL [4:0]	BG VOLTAGE (V)
00h	1.200	08h	1.414
01h	1.227	09h	1.440
02h	1.253	0Ah	1.467
03h	1.280	0Bh	1.494
04h	1.307	0Ch	1.520
05h	1.334	0Dh	1.547
06h	1.360	0Eh	1.574
07h	1.387	0Fh	1.600

Table 39 Bandgap Voltage Control

REFERENCE VOLTAGES AND MASTER BIAS

This section describes the analogue reference voltage and bias current controls. It also describes the VMID soft-start circuit for pop suppressed start-up and shut-down.

The analogue circuits in the WM8944B require a mid-rail analogue reference voltage, VMID. This reference is generated via a programmable resistor chain. Together with the external decoupling capacitor (connected to the VMIDC pin), the programmable resistor chain results in a slow, normal or fast charging characteristic on the VMID reference. This is enabled using VMID_ENA and VMID_SEL. The different resistor options controlled by VMID_SEL can be used to optimize the reference for normal operation, low power standby or for fast start-up as described in Table 40.

The VMID resistor chain can be powered from the LDO output (LDOVOUT) or from the LDO supply (LDOVDD). This is selected using VMID_REF_SEL.

Note that when VMID is selected as the LDO reference voltage, VMID cannot be generated from the LDOVOUT supply voltage (VMID_REF_SEL = 1) and must be generated from the LDOVDD supply voltage (VMID_REF_SEL = 0).

The VMID ratio can be selected using VMID_CTRL. This selects the ratio of VMID to the supply voltage that has been selected by VMID_REF_SEL. VMID should be half of the LDOVOUT supply voltage for maximum voltage swing. In the case where VMID_REF_SEL has selected the LDOVOUT supply voltage, then VMID_CTRL should select the ratio "1/2". In the case where VMID_REF_SEL

has selected the LDOVDD supply voltage, then the alternate ratio “5/11” may be preferred, as described below.

Note that the “5/11” ratio is designed for the case where LDOVDD = 3.3V and LDOVOUT = 3.0V. This results in a VMID = 3.3V x (5/11) = 1.5V which is half of the LDOVOUT voltage.

If these conditions are not being used or the LDO has been bypassed then VMID_REF should be set to select LDOVOUT as the VMID source and VMID_CTRL should be set to select the ratio “1/2”.

The speaker output drivers require a mid-rail reference voltage. The default operating conditions assume SPKVDD >= 3.0V, and use VMID as the reference. The reference can also be adjusted for SPKVDD = 1.8V.

If SPKVDD = 1.8V, then the SPK_LOWVMID_ENA register should be set to 1. This selects a 0.9V mid-rail reference, enabling optimal power and THD performance at the lower SPKVDD voltage.

Note that the speaker output reference is fixed with respect to LDOVOUT or LDOVDD; it does not scale with SPKVDD. Therefore, the speaker reference cannot be optimised for all SPKVDD conditions. If SPKVDD > 1.8V and < 3.0V, then SPK_LOWVMID_ENA should be set to 1, but the THD performance may be degraded.

The analogue circuits in the WM8944B require a bias current. The normal (Master) bias current is enabled by setting BIAS_ENA. Note that the Master bias current source requires VMID to be enabled also.

The Master Reference and Bias Control bits are defined in Table 40.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7 (07h) Additional control	10	VMID_REF_SEL	0	VMID Source Select 0 = LDO supply (LDOVDD) 1 = LDO output (LDOVOUT)
	9	VMID_CTRL	0	VMID Ratio control Sets the ratio of VMID to the source selected by VMID_REF_SEL 0 = 5/11 1 = 1/2
	4	VMID_ENA	0	VMID Enable 0 = Disabled 1 = Enabled
R2 (02h) Power Management 1	5	SPK_LOWVMID_ENA	0	Selects 0.9V midrail voltage for speaker output drivers 0 = Disabled 1 = Enabled This bit should be enabled if SPKVDD = 1.8V
	3	BIAS_ENA	0	Master Bias Enable 0 = Disabled 1 = Enabled
	1:0	VMID_SEL [1:0]	00	VMID Divider Enable and Select 00 = VMID disabled (for OFF mode) 01 = 2 x 50kΩ divider (for normal operation) 10 = 2 x 250kΩ divider (for low power standby) 11 = 2 x 5kΩ divider (for fast start-up)

Table 40 Reference Voltages and Master Bias Enable

A pop-suppressed start-up requires VMID to be enabled smoothly, without the step change normally associated with the initial stage of the VMID capacitor charging. A pop-suppressed start-up also

requires the analogue bias current to be enabled throughout the signal path prior to the VMID reference voltage being applied. The WM8944B incorporates pop-suppression circuits which address these requirements.

An alternate bias current source (Start-Up Bias) is provided for pop-free start-up; this is enabled by the STARTUP_BIAS_ENA register bit. The start-up bias is selected (in place of the Master bias) using the BIAS_SRC bit. It is recommended that the start-up bias is used during start-up, before switching back to the higher quality, normal bias.

A soft-start circuit is provided in order to control the switch-on of the VMID reference. The soft-start control circuit offers two slew rates for enabling the VMID reference; these are selected and enabled by VMID_RAMP. When the soft-start circuit is enabled prior to enabling VMID_SEL, the reference voltage rises smoothly, without the step change that would otherwise occur. It is recommended that the soft-start circuit and the output signal path be enabled before VMID is enabled by VMID_SEL.

A soft shut-down is provided, using the soft-start control circuit and the start-up bias current generator. The soft shut-down of VMID is achieved by setting VMID_RAMP, STARTUP_BIAS_ENA and BIAS_SRC to select the start-up bias current and soft-start circuit prior to setting VMID_SEL=00.

The internal LDO (described in the previous section) requires a voltage reference. Under normal operating conditions, this is provided from VMID, via the register controls described in Table 40. Note, however, that VMID is normally generated from the LDO output. Therefore, an alternative voltage reference is required for start-up, which is not dependent on the LDO output. The VMID_FAST_START bit enables a 'Fast-Start' reference powered from LDOVDD. This alternate VMID can be selected as the LDO reference using the LDO_REF_SEL_FAST bit as described in Table 37.

The VMID soft-start and fast start register controls are defined in Table 41.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7 (07h) Additional control	11	VMID_FAST_START	0	VMID (fast-start) Enable 0 = Disabled 1 = Enabled
	8	STARTUP_BIAS_ENA	0	Start-Up Bias Enable 0 = Disabled 1 = Enabled
	7	BIAS_SRC	0	Bias Source select 0 = Master bias 1 = Start-Up bias
	6:5	VMID_RAMP [1:0]	00	VMID soft start enable / slew rate control 00 = Disabled 01 = Fast soft start 10 = Normal soft start 11 = Slow soft start

Table 41 Soft Start Control

POP SUPPRESSION CONTROL

The WM8944B incorporates a number of features which are designed to suppress pops normally associated with Start-Up, Shut-Down or signal path control. These include the option to maintain an analogue output to VMID even when the output driver is disabled. In addition, there is the ability to actively discharge an output to GND.

Note that, to achieve maximum benefit from these features, careful attention may be required to the sequence and timing of these controls.

DISABLED OUTPUT CONTROL

The line outputs and speaker outputs are biased to VMID in normal operation. In order to avoid audible pops caused by a disabled signal path dropping to GND, the WM8944B can maintain these connections at VMID when the relevant output stage is disabled. This is achieved by connecting a buffered VMID reference to the output.

The buffered VMID reference is enabled by setting VMID_BUF_ENA. This is applied to any disabled outputs, provided that the respective _VMID_OP_ENA bit is also set. The output resistance can be either 1kΩ or 20kΩ, depending on the respective _VROI register bit.

The disabled output control bits are described in Table 42. See “Output Signal Path” for details of how to disable any of the audio outputs.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 (02h) Power management 1	2	VMID_BUF_ENA	0	VMID Buffer Enable. (The buffered VMID may be applied to disabled input and output pins.) 0 = Disabled 1 = Enabled
R42 (2Ah) Output ctrl	13	SPKN_VMID_OP_ENA	0	Buffered VMID to SPKOUTN Enable 0 = Disabled 1 = Enabled
	12	SPKP_VMID_OP_ENA	0	Buffered VMID to SPKOUTP Enable 0 = Disabled 1 = Enabled
	10	LINE_VMID_OP_ENA	0	Buffered VMID to LINEOUT Enable 0 = Disabled 1 = Enabled
	1	SPK_VROI	0	Buffered VREF to SPKOUTP / SPKOUTN resistance (Disabled outputs) 0 = approx 20k ohms 1 = approx 1k4 ohms
	0	LINE_VROI	0	Buffered VREF to LINEOUT resistance (Disabled output) 0 = approx 20k ohms 1 = approx 1k1 ohms

Table 42 Disabled Output Control

OUTPUT DISCHARGE CONTROL

The line outputs and speaker outputs can be actively discharged to GND through internal resistors if desired. This is desirable at start-up in order to achieve a known output stage condition prior to enabling the soft-start VMID reference voltage. This is also desirable in shut-down to prevent the external connections from being affected by the internal circuits.

The individual control bits for discharging each audio output are described in Table 43.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R42 (2Ah) Output ctrl	7	SPKN_DISCH	0	Discharges SPKOUTN output via approx 550 ohm resistor 0 = Not active 1 = Actively discharging SPKOUTN
	6	SPKP_DISCH	0	Discharges SPKOUTP output via approx 550 ohm resistor 0 = Not active 1 = Actively discharging SPKOUTP
	4	LINE_DISCH	0	Discharges LINEOUT output via approx 550 ohm resistor 0 = Not active 1 = Actively discharging LINEOUT

Table 43 Output Discharge Control



DIGITAL AUDIO INTERFACE

The digital audio interface is used for inputting DAC data into the WM8944B and outputting ADC data from it. It uses four pins:

- ADCDAT - ADC / Digital Microphone data output
- DACDAT - DAC data input
- LRCLK - DAC and ADC data alignment clock
- BCLK - Bit clock, for synchronisation

MASTER AND SLAVE MODE OPERATION

The digital audio interface can be configured as a Master or a Slave interface, using the MSTR register bit. The two modes are illustrated in Figure 19 and Figure 20.


Figure 19 Master Mode

Figure 20 Slave Mode

In Master mode, LRCLK and BCLK are configured as outputs, and the WM8944B controls the timing of the data transfer on the ADCDAT and DACDAT pins.

In Master mode, the LRCLK frequency is determined automatically according to the sample rate (see "Clocking and Sample Rates"). The BCLK frequency is set by the BCLK_DIV register. BCLK_DIV must be set to an appropriate value to ensure that there are sufficient BCLK cycles to transfer the complete data words from the ADCs and to the DACs.

In Slave mode, LRCLK and BCLK are configured as inputs, and the data timing is controlled by an external master.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R6 (06h) Clock Gen control	3:1	BCLK_DIV [2:0]	011	BCLK Frequency (Master mode) 000 = SYSCLK 001 = SYSCLK / 2 010 = SYSCLK / 4 011 = SYSCLK / 8 100 = SYSCLK / 16 101 = SYSCLK / 32 110 = reserved 111 = reserved
	0	MSTR	0	Digital Audio Interface Mode select 0 = Slave mode 1 = Master mode

Table 44 Digital Audio Interface Control

AUDIO DATA FORMATS

Three basic audio data formats are supported:

- Left justified
- I²S
- DSP mode

All of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the Electrical Characteristic section for timing information.

PCM operation is supported using the DSP mode.

The WM8944B is largely a mono device. In the default configuration, the WM8944B transmits ADC data on the Left channel only of the Digital Audio Interface, and receives DAC data on the Left channel. The WM8944B also supports a stereo digital microphone interface, enabling stereo output on the digital audio interface (ADCDAT pin).

The digital audio interface transmit configuration can be set using the ADCR_SRC and ADCL_SRC bits; the DAC receive channel can be selected using the DAC_SRC bit. Digital inversion of the ADC and DAC data is also possible.


The register bits controlling audio data format and channel configuration are described in Table 45.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R4 (04h) Audio Interface	9	ADCR_SRC	1	Right Digital Audio interface source 0 = ADC / Left DMIC data is output on right channel 1 = Right DMIC data is output on right channel
	8	ADCL_SRC	0	Left Digital Audio interface source 0 = ADC / Left DMIC data is output on left channel 1 = Right DMIC data is output on left channel
	6	DAC_SRC	0	DAC Data Source Select 0 = DAC outputs left interface data 1 = DAC outputs right interface data
	5	BCLK_INV	0	BCLK Invert 0 = BCLK not inverted 1 = BCLK inverted

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	4	LRCLK_INV	0	LRCLK Polarity / DSP Mode A-B select. Left Justified and I ² S modes – LRCLK polarity 0 = Not Inverted 1 = Inverted DSP Mode – Mode A-B select 0 = MSB is available on 2 nd BCLK rising edge after LRCLK rising edge (mode A) 1 = MSB is available on 1 st BCLK rising edge after LRCLK rising edge (mode B)
	3:2	WL [1:0]	10	Digital Audio Interface Word Length 00 = 16 bits 01 = 20 bits 10 = 24 bits 11 = 32 bits Note – see “Companding” for the selection of 8-bit mode.
	1:0	FMT [1:0]	10	Digital Audio Interface Format 00 = Reserved 01 = Left Justified 10 = I2S format 11 = DSP/PCM mode
R21 (15h) DAC Control 1	0	DAC_DATINV	0	DAC Data Invert 0 = DAC output not inverted 1 = DAC output inverted
R25 (19h) ADC Control 1	1	ADCR_DATINV	0	Right DMIC Data Invert 0 = Right DMIC output not inverted 1 = Right DMIC output inverted
	0	ADCL_DATINV	0	ADC / Left DMIC Data Invert 0 = ADC / Left DMIC output not inverted 1 = ADC / Left DMIC inverted

Table 45 Audio Data Format Control

In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.


Figure 21 Left Justified Audio Interface (assuming n-bit word length)

In I²S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.




Figure 22 I²S Justified Audio Interface (assuming n-bit word length)

In DSP/PCM mode, the left channel MSB is available on either the 1st (mode B) or 2nd (mode A) rising edge of BCLK (selected by LRCLK_INV) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In device master mode, the LRCLK output resembles the frame pulse shown in Figure 23 and Figure 24. In device slave mode, Figure 25 and Figure 26, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse.




Figure 23 DSP/PCM Mode Audio Interface (mode A, LRCLK_INV=0, Master)






Figure 24 DSP/PCM Mode Audio Interface (mode B, LRCLK_INV=1, Master)


Figure 25 DSP/PCM Mode Audio Interface (mode A, LRCLK_INV=1, Slave)

Figure 26 DSP/PCM Mode Audio Interface (mode B, LRCLK_INV=1, Slave)

COMPANDING

The WM8944B supports A-law and μ -law companding on both transmit (ADC) and receive (DAC) sides as shown in Table 46. Companding converts 13 bits (μ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. This provides greater precision for low-amplitude signals than for high-amplitude signals, resulting in a greater usable dynamic range than 8 bit linear quantization.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h) Companding control	3	DAC_COMP	0	DAC Companding Enable 0 = Disabled 1 = Enabled
	2	DAC_COMPMODE	0	DAC Companding Mode 0 = μ -law 1 = A-law
	1	ADC_COMP	0	ADC Companding Enable 0 = Disabled 1 = Enabled
	0	ADC_COMPMODE	0	ADC Companding Mode 0 = μ -law 1 = A-law

Table 46 Companding Control

Companding uses a piecewise linear approximation of the following equations (as set out by ITU-T G.711 standard) for data compression:

μ -law (where $\mu=255$ for the U.S. and Japan):

$$F(x) = \ln(1 + \mu|x|) / \ln(1 + \mu) \quad \text{for } -1 \leq x \leq 1$$

A-law (where $A=87.6$ for Europe):

$$F(x) = A|x| / (1 + \ln A) \quad \text{for } x \leq 1/A$$

$$F(x) = (1 + \ln A|x|) / (1 + \ln A) \quad \text{for } 1/A \leq x \leq 1$$




Figure 27 μ -Law Companding




Figure 28 A-Law Companding

The companded data is also inverted as recommended by the G.711 standard (all 8 bits are inverted for μ -law, all even data bits are inverted for A-law). Companded data is transmitted in the first 8 MSBs of its respective data word, and consists of sign (1 bit), exponent (3 bits) and mantissa (4 bits), as shown in Table 47.

BIT7	BIT[6:4]	BIT[3:0]
SIGN	EXPONENT	MANTISSA

Table 47 8-bit Companded Word Composition

8-bit mode is selected whenever DAC_COMP=1 or ADC_COMP=1. The use of 8-bit data allows samples to be passed using as few as 8 BCLK cycles per Left/Right Clock frame. When using DSP mode B, 8-bit data words may be transferred consecutively every 8 BCLK cycles.

8-bit mode (without Companding) may be enabled by setting DAC_COMPMODE=1 or ADC_COMPMODE=1, when DAC_COMP=0 and ADC_COMP=0.

AUDIO INTERFACE LOOPBACK

A loopback function is provided for test and evaluation purposes. When the LOOPBACK register bit is set, the DAC input data is fed through the DSP Core to the Left ADC output, as illustrated in Figure 29.

Note that this is only possible when ADCL_ENA = 1 and ADCR_ENA = 0. There is no output on the Right ADC channel when the Audio Interface Loopback is enabled.





Figure 29 Audio Interface Loopback

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h) Companding control	5	LOOPBACK	0	Audio Interface Loopback Function 0 = No loopback 1 = Audio Interface Loopback enabled (DACDAT input is fed through the DSP Core to the ADCDAT output).

Table 48 Audio Interface Loopback Control

ADC TO DAC LOOPBACK

A loopback function is also provided to allow the ADC digital data output to be fed internally to the DAC data input. This function is enabled by ADC_DAC_LOOPBACK and is illustrated in Figure 30.


Figure 30 ADC to DAC Loopback

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5 (05h) Companding control	15	ADC_DAC_LOO PBACK		ADC to DAC Loopback Function 0 = No loopback 1 = ADC to DAC Loopback enabled (ADC data is fed directly into DAC data input).

Table 49 ADC to DAC Loopback Control

DIGITAL PULL-UP AND PULL-DOWN

The WM8944B provides integrated pull-up and pull-down resistors on each of the DACDAT, LRCLK and BCLK pins. This provides a flexible capability for interfacing with other devices. Each of the pull-up and pull-down resistors can be configured independently using the register bits described in Table 50.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R4 (04h) Audio interface	15:14	DACDATA_PULL [1:0]	00	DACDAT pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved
	13:12	FRAME_PULL [1:0]	00	LRCLK pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved
	11:10	BCLK_PULL [1:0]	00	BCLK pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved

Table 50 Pull-Up and Pull-Down Control

CLOCKING AND SAMPLE RATES

The internal clocks for the CODEC and Digital Audio Interface are derived from a common internal clock source, SYSCLK. This clock can either be derived directly from MCLK, or may be generated using the Frequency Locked Loop (FLL) using MCLK as a reference. All commonly-used audio sample rates can be derived directly from typical MCLK frequencies; the FLL provides additional flexibility for a wider range of MCLK frequencies.

The WM8944B supports a wide range of standard audio sample rates from 8kHz to 48kHz. When the ADC and DAC are both enabled, they operate at the same sample rate, fs.

Other functions such as the Interrupts and GPIO input de-bounce are clocked using a free-running oscillator.

The control registers associated with Clocking and Sample Rates are described in Table 51.

The overall clocking scheme for the WM8944B is illustrated in Figure 31.




Figure 31 WM8944B Clocking Overview

SYSClk may be derived either from MCLK or from the FLL; this is selected using the SYSCLK_SRC register bit. SYSClk is enabled using the SYSCLK_ENA and may be modified using a programmable divider configured by SYSCLK_DIV.

The SYSCLK_RATE register must be set according to the ratio of SYSClk to the audio sample rate. It is required that SYSCLK_DIV is correctly set in order to produce either 512 x fs or 256 x fs at its output, where fs is the audio sampling rate.

The sampling rate for the CODEC and Digital Audio Interface is configured using the SR register field. In Master mode, the frequency of the Left/Right Clock output on the LRCLK pin is the BCLK frequency divided by 64 producing 32 BCLK cycles per channel. In Master mode, the BCLK_DIV register configures the bit clock frequency output on BCLK.

The WM8944B can output a configurable clock on the GPIO pins; this is enabled automatically whenever a GPIO pin is configured for CLKOUT output. The source is selected using CLKOUT_SEL, and may be modified using a programmable divider configured by CLKOUT_DIV.

The WM8944B free-running oscillator required for GPIO input de-bounce and interrupt functions must be enabled using OSC_CLK_ENA whenever any of these functions is required.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R6 (06h) Clock Gen control	15	OSC_CLK_ENA	0	Oscillator Enable 0 = Disabled 1 = Enabled This needs to be set when a timeout clock is required for GPIO input detection
	14:13	MCLK_PULL [1:0]	00	MCLK pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	12	CLKOUT_SEL	0	CLKOUT Source Select 0 = SYSCLK 1 = FLL or MCLK (set by SYSCLK_SRC register)
	11:10	CLKOUT_DIV [1:0]	00	CLKOUT Clock divider 00 = divide by 1 01 = divide by 2 10 = divide by 4 11 = divide by 8
	9	SYSCLK_ENA	0	SYSCLK Enable 0 = Disabled 1 = Enabled
	8	SYSCLK_SRC	0	SYSCLK Source Select 0 = MCLK 1 = FLL output
	7:5	SYSCLK_DIV [2:0]	000	SYSCLK Clock divider (Sets the scaling for either the MCLK or FLL clock output, depending on SYSCLK_SRC) 000 = divide by 1 001 = divide by 1.5 010 = divide by 2 011 = divide by 3 100 = divide by 4 101 = divide by 6 110 = divide by 8 111 = divide by 12
	4	TOCLK_ENA	0	TOCLK Enabled (Enables timeout clock for GPIO level detection) 0 = Disabled 1 = Enabled
R7 (07h) Additional control	15	SYSCLK_RATE	1	Selects the SYSCLK / fs ratio 0 = SYSCLK = 256 x fs 1 = SYSCLK = 512 x fs
	3:0	SR [3:0]	1101	Audio Sample Rate select 0011 = 8kHz 0100 = 11.025kHz 0101 = 12kHz 0111 = 16kHz 1000 = 22.05kHz 1001 = 24kHz 1011 = 32kHz 1100 = 44.1kHz 1101 = 48kHz

Table 51 Clocking and Sample Rate Control

DIGITAL MIC CLOCKING

When any GPIO is configured as DMICCLK output, the WM8944B outputs a clock which supports Digital Mic operation at the ADC sampling rate. Although the ADC is not used, the SYSCLK and Sample Rate control fields must still be set as they would for ADC operation.

The clock frequencies for each of the sample rates is shown in Table 52.

PCM SAMPLE RATE	DMICCLK	FS RATE
8kHz	1.024MHz	128fs
11.025kHz	1.411MHz	128fs
12kHz	1.536MHz	128fs
16kHz	2.048MHz	128fs
22.05kHz	2.8224MHz	128fs
24kHz	3.072MHz	128fs
32kHz	2.048MHz	64fs
44.1kHz	2.8224MHz	64fs
48kHz	3.072MHz	64fs

Table 52 Digital Microphone Clock Frequencies

FREQUENCY LOCKED LOOP (FLL)

The integrated FLL can be used to generate SYSCLK from a wide variety of different reference sources and frequencies. The FLL uses MCLK as its reference, which may be a high frequency (eg. 12.288MHz) or low frequency (eg. 32,768kHz) reference. The FLL is tolerant of jitter and may be used to generate a stable SYSCLK from a less stable input signal. The FLL characteristics are summarised in “Electrical Characteristics”.

The FLL control registers are described in Figure 32.




Figure 32 FLL Configuration

The FLL is enabled using the FLL_ENA register bit. Note that, when changing FLL settings, it is recommended that the digital circuit be disabled via FLL_ENA and then re-enabled after the other register settings have been updated. When changing the input reference frequency F_{REF} , it is recommended that the FLL be reset by setting FLL_ENA to 0.

The field FLL_CLK_REF_DIV provides the option to divide the input reference (MCLK) by 1, 2, 4 or 8. This field should be set to bring the reference down to 13.5MHz or below. For best performance, it is recommended that the highest possible frequency – within the 13.5MHz limit – should be selected.

The field FLL_CTRL_RATE controls internal functions within the FLL; it is recommended that only the default setting be used for this parameter. FLL_GAIN controls the internal loop gain and should be set to the recommended value.

The FLL output frequency is directly determined from FLL_FRATIO, FLL_OUTDIV and the real number represented by FLL_N and FLL_K. The field FLL_N is an integer (LSB = 1); FLL_K is the fractional portion of the number (MSB = 0.5). The fractional portion is only valid when enabled by the field FLL_FRAC.

Power consumption in the FLL is reduced in integer mode; however, the performance may also be reduced, with increased noise or jitter on the output.

If low power consumption is required, then FLL settings must be chosen where N.K is an integer (ie. FLL_K = 0). In this case, the fractional mode can be disabled by setting FLL_FRAC = 0.

For best FLL performance, a non-integer value of N.K is required. In this case, the fractional mode must be enabled by setting FLL_FRAC = 1. The FLL settings must be adjusted, if necessary, to produce a non-integer value of N.K.

The FLL output frequency is generated according to the following equation:

$$F_{OUT} = (F_{VCO} / FLL_OUTDIV)$$

The FLL operating frequency, F_{VCO} is set according to the following equation:

$$F_{VCO} = (F_{REF} \times N.K \times FLL_FRATIO)$$

F_{REF} is the input frequency, as determined by FLL_CLK_REF_DIV.

F_{VCO} must be in the range 90-100 MHz. Frequencies outside this range cannot be supported.

Note that the output frequencies that do not lie within the ranges quoted above cannot be guaranteed across the full range of device operating temperatures.

In order to follow the above requirements for F_{VCO} , the value of FLL_OUTDIV should be selected according to the desired output F_{OUT} , as described in Table 53.

OUTPUT FREQUENCY F_{OUT}	FLL_OUTDIV
2.8125 MHz – 3.125 MHz	4h (divide by 32)
5.625 MHz – 6.25 MHz	3h (divide by 16)
7.5 MHz - 8.333 MHz	7h (divide by 12)
11.25 MHz – 12.5 MHz	2h (divide by 8)
15 MHz - 16.667 MHz	6h (divide by 6)
22.5 MHz – 25 MHz	1h (divide by 4)
45 MHz – 50 MHz	0h (divide by 2)

Table 53 Selection of FLL_OUTDIV

The value of FLL_FRATIO should be selected as described in Table 54.

REFERENCE FREQUENCY F_{REF}	FLL_FRATIO
1MHz - 13.5MHz	0h (divide by 1)
256kHz - 1MHz	1h (divide by 2)
128kHz - 256kHz	2h (divide by 4)
16kHz - 128kHz	3h (divide by 8)
Less than 16kHz	4h (divide by 16)

Table 54 Selection of FLL_FRATIO

In order to determine the remaining FLL parameters, the FLL operating frequency, F_{VCO} , must be calculated, as given by the following equation:

$$F_{VCO} = (F_{OUT} \times FLL_OUTDIV)$$

The value of FLL_N and FLL_K can then be determined as follows:

$$N.K = F_{VCO} / (FLL_FRATIO \times F_{REF})$$

Note that F_{REF} is the input frequency, after division by FLL_CLK_REF_DIV, where applicable.

In FLL Fractional Mode, the fractional portion of the N.K multiplier is held in the FLL_K register field. This field is coded as a fixed point quantity, where the MSB has a weighting of 0.5. Note that, if desired, the value of this field may be calculated by multiplying K by 2^{16} and treating FLL_K as an integer value, as illustrated in the following example:

If $N.K = 8.192$, then $K = 0.192$.

Multiplying K by 2^{16} gives $0.192 \times 65536 = 12582.912$ (decimal)

Apply rounding to the nearest integer = 12583 (decimal) = 3127 (hex)

For best FLL performance, the FLL fractional mode is recommended. Therefore, if the calculations yield an integer value of N.K, then it is recommended to adjust FLL_FRATIO in order to obtain a non-integer value of N.K. Care must always be taken to ensure that the FLL operating frequency, F_{VCO} , is within its recommended limits of 90-100 MHz.

The register fields that control the FLL are described in Table 55. Example settings for a variety of reference frequencies and output frequencies are shown in Table 56.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8 (08h) FLL Control 1	12:11	FLL_CLK_REF_DIV [1:0]	00	FLL Clock Reference Divider 00 = MCLK / 1 01 = MCLK / 2 10 = MCLK / 4 11 = MCLK / 8 MCLK must be divided down to ≤ 13.5 MHz. For lower power operation, the reference clock can be divided down further if desired.
	10:8	FLL_OUTDIV [2:0]	001	F_{OUT} clock divider 000 = 2 001 = 4 010 = 8 011 = 16 100 = 32 101 = 64 110 = 6 111 = 12 ($F_{OUT} = F_{VCO} / FLL_OUTDIV$)
	7:5	FLL_CTRL_RATE [2:0]	000	Frequency of the FLL control block 000 = $F_{VCO} / 1$ (Recommended value) 001 = $F_{VCO} / 2$ 010 = $F_{VCO} / 3$ 011 = $F_{VCO} / 4$ 100 = $F_{VCO} / 5$ 101 = $F_{VCO} / 6$ 110 = $F_{VCO} / 7$ 111 = $F_{VCO} / 8$ Recommended that this register is not changed from default.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	4:2	FLL_FRATIO [2:0]	000	<p>F_{VCO} clock divider</p> <p>000 = 1 001 = 2 010 = 4 011 = 8 1XX = 16</p> <p>000 recommended for $F_{REF} > 1\text{MHz}$ 100 recommended for $F_{REF} < 16\text{kHz}$ 011 recommended for all other cases</p>
	1	FLL_FRAC	1	<p>Fractional enable</p> <p>0 = Integer Mode 1 = Fractional Mode</p> <p>Integer mode offers reduced power consumption. Fractional mode offers best FLL performance, provided also that N.K is a non-integer value.</p>
	0	FLL_ENA	0	<p>FLL Enable</p> <p>0 = Disabled 1 = Enabled</p>
R9 (09h) FLL Control 2	15:0	FLL_K [15:0]	3127h	<p>Fractional multiply for F_{REF} (MSB = 0.5)</p>
R10 (0Ah) FLL Control 3	14:5	FLL_N [9:0]	008h	<p>Integer multiply for F_{REF} (LSB = 1)</p>
	3:0	FLL_GAIN [3:0]	0000	<p>Gain applied to error</p> <p>0000 = x 1 (Recommended value) 0001 = x 2 0010 = x 4 0011 = x 8 0100 = x 16 0101 = x 32 0110 = x 64 0111 = x 128 1000 = x 256</p> <p>Recommended that this register is not changed from default.</p>

Table 55 Frequency Locked Loop Control

EXAMPLE FLL CALCULATION

To generate 24.576MHz output (F_{OUT}) from a 12.000MHz reference clock (F_{REF}):

- Set FLL_CLK_REF_DIV in order to generate $F_{REF} \leq 13.5\text{MHz}$:
FLL_CLK_REF_DIV = 00 (divide by 1)
- Set FLL_CTRL_RATE to the recommended setting:
FLL_CTRL_RATE = 000 (divide by 1)
- Set FLL_GAIN to the recommended setting:
FLL_GAIN = 0000 (multiply by 1)
- Set FLL_OUTDIV for the required output frequency as shown in Table 53:-
 $F_{OUT} = 24.576\text{MHz}$, therefore FLL_OUTDIV = 1h (divide by 4)
- Set FLL_FRATIO for the given reference frequency as shown in Table 54:
 $F_{REF} = 12\text{MHz}$, therefore FLL_FRATIO = 0h (divide by 1)
- Calculate F_{VCO} as given by $F_{VCO} = F_{OUT} \times FLL_OUTDIV$:-
 $F_{VCO} = 24.576 \times 4 = 98.304\text{MHz}$
- Calculate N.K as given by $N.K = F_{VCO} / (FLL_FRATIO \times F_{REF})$:
 $N.K = 98.304 / (1 \times 12) = 8.192$
- Determine FLL_N and FLL_K from the integer and fractional portions of N.K:-
FLL_N is 8(dec) = 008(hex). FLL_K is 0.192 (dec) = 3127(hex).
- Confirm that N.K is a fractional quantity and set FLL_FRAC:
N.K is fractional. Set FLL_FRAC = 1.
Note that, if N.K is an integer, then an alternative value of FLL_FRATIO may be selected in order to produce a fractional value of N.K.

EXAMPLE FLL SETTINGS

Table 56 provides example FLL settings for generating common SYSCLK frequencies from a variety of low and high frequency reference inputs.

F _{REF}	F _{OUT}	FLL_CLK_REF_DIV	F _{VCO}	FLL_N	FLL_K	FLL_FRATIO	FLL_OUTDIV	FLL_FRAC
8.000 kHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	705 (2C1h)	0.6 (9999h)	16 (4h)	4 (1h)	1
8.000 kHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	768 (300h)	0.0 (0000h)	16 (4h)	4 (1h)	0
32.768 kHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	344 (158h)	0.53125 (8800h)	8 (3h)	4 (1h)	1
32.768 kHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	375 (177h)	0.0 (0000h)	8 (3h)	4 (1h)	0
768.000 kHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	14 (00Eh)	0.7 (B333h)	8 (3h)	4 (1h)	1
768.000 kHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	16 (010h)	0.0 (0000h)	8 (3h)	4 (1h)	0
1.024 MHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	88 (058h)	0.2 (3333h)	1 (0h)	4 (1h)	1
1.024 MHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	96 (060h)	0.0 (0000h)	1 (0h)	4 (1h)	0
6.144 MHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	14 (00Eh)	0.7 (B333h)	1 (0h)	4 (1h)	1
6.144 MHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	16 (010h)	0.0 (0000h)	1 (0h)	4 (1h)	0
11.2896 MHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	8 (008h)	0.0 (0000h)	1 (0h)	4 (1h)	0
11.2896 MHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	8 (008h)	0.70749 (B51Eh)	1 (0h)	4 (1h)	1
12.000 MHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	7 (007h)	0.5264 (86C2h)	1 (0h)	4 (1h)	1
12.000 MHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	8 (008h)	0.192 (3127h)	1 (0h)	4 (1h)	1
12.288 MHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	7 (007h)	0.35 (599Ah)	1 (0h)	4 (1h)	1
12.288 MHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	8 (008h)	0.0 (0000h)	1 (0h)	4 (1h)	0
13.000 MHz	22.5792 MHz	divide by 1 (0h)	90.3168 MHz	6 (006h)	0.94745 (F28Ch)	1 (0h)	4 (1h)	1
13.000 MHz	24.576 MHz	divide by 1 (0h)	98.304 MHz	7 (007h)	0.56185 (8FD5h)	1 (0h)	4 (1h)	1
19.200 MHz	22.5792 MHz	divide by 2 (1h)	90.3168 MHz	9 (009h)	0.408 (6873h)	1 (0h)	4 (1h)	1
19.200 MHz	24.576 MHz	divide by 2 (1h)	98.304 MHz	10 (00Ah)	0.24 (3D71h)	1 (0h)	4 (1h)	1
27.000 MHz	22.5792 MHz	divide by 2 (1h)	90.3168 MHz	6 (006h)	0.69013 (B0ADh)	1 (0h)	4 (1h)	1
27.000 MHz	24.576 MHz	divide by 2 (1h)	98.304 MHz	7 (007h)	0.28178 (4823h)	1 (0h)	4 (1h)	1

Table 56 Example FLL Settings

VIDEO BUFFER

The WM8944B provides a current mode output video buffer with an input 3rd order Butterworth low pass filter (LPF) and clamp. The video buffer is powered from LDOVDD - typically 3.3V. The video buffer is compatible with PAL and NTSC video formats.

The low pass filter (LPF) is intended to remove images in the video DAC output waveform at multiples of the DAC clock frequency. The input clamp supports AC coupling at the input to the video buffer.

The current mode output employed by the WM8944B video buffer allows operation at lower supply voltages than voltage mode video buffers. The current mode output also provides inherent protection against short circuits during jack insertion and removal. A current reference resistor (positioned close to the WM8944B) ensures that the signal swing at the output of the buffer is the same as that at the receiving equipment (e.g. a television set), thus providing excellent signal reproduction.

For best performance, the input to the video buffer should be AC coupled and terminated to 75Ω. Note that the input clamp and pull-down features described below are only applicable to the AC-coupled input configuration.

Care should be taken with PCB layout, designing for at least 1GHz frequencies to avoid degrading performance. PCB vias and sharp corners should be avoided and parasitic capacitance minimised on signal paths; these should be kept as short and straight as possible. The LDOVDD supply should be decoupled as close to the WM8944B as possible. See the “External Components” section for more information.

The video buffer is enabled using the VB_ENA register bit. The gain of the video buffer is selected using VB_GAIN; this can be set to 0dB or 6dB (corresponding to 6dB or 12dB unloaded). The LPF response can be adjusted by setting the VB_QBOOST register; this provides a small amount of additional gain in the region of the cut-off frequency.

The input signal clamp is enabled using VB_CLAMP; this controls the DC component of the video signal for compatibility with the WM8944B. The video buffer pull-down can be enabled using VB_PD; this may be used during power-up of the video buffer in order to align the signal levels between the source and the WM8944B. Note that the pull-down should not be enabled during normal operation of the video buffer; it should be enabled when the video buffer is first powered up, and subsequently disabled (eg. after 20ms) once the circuit has settled.

A programmable DC offset can be applied to the output signal using the VB_DISOFF register field; this can be set to 0mV, 20mV or 40mV offset.

Note that the VMID reference (see “Voltage References and Master Bias”) must be enabled when using the WM8944B video buffer. VMID is enabled by setting VMID_ENA, as defined in Table 40.


The video buffer control registers are described in Table 57.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R38 (26h) Video Buffer	7	VB_ENA	0	Video buffer enable 0 = Disabled 1 = Enabled
	6	VB_QBOOST	0	Video buffer filter Q-Boost control 0 = Disabled 1 = Enabled
	5	VB_GAIN	0	Video buffer gain 0 = 0dB (=6dB unloaded) 1 = 6dB (=12dB unloaded)

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	4:3	VB_DISOFF [1:0]	111	Video buffer DC offset control 000 = Reserved 001 = 40mV offset 010 = Reserved 011 = 20mV offset 100 = Reserved 101 = Reserved 110 = Reserved 111 = 0mV offset Note - the specified offset applies to the 0dB gain setting (VB_GAIN=0). When 6dB gain is selected, the DC offset is doubled.
	1	VB_PD	0	Video buffer pull-down 0 = pull-down disabled 1 = pull-down enabled
	0	VB_CLAMP	0	Enable the clamp between the video input and ground 0 = no clamp 1 = Video buffer input is clamped to ground

Table 57 Video Buffer Control

The video buffer circuit is illustrated in Figure 33.


Figure 33 Video Buffer Block Diagram

The video buffer requires two external resistor components, as illustrated in Figure 33. For best performance, the resistor R_{SOURCE} should be matched (equal) to the load impedance R_{LOAD} .

The resistance R_{REF} is a function of the circuit gain and a function of the parallel combination of R_{SOURCE} and R_{LOAD} . When $VB_GAIN = 0$ (0dB gain), the current gain of the video buffer is 5, as described by the equation $I_{VBOUT} = 5 \times I_{VBREF}$.

The resistor R_{REF} should be set equal to $5 \times (R_{SOURCE} // R_{LOAD})$, where $(R_{SOURCE} // R_{LOAD})$ is the effective resistance of the parallel combination of R_{SOURCE} and R_{LOAD} . (Note that the required resistance R_{REF} is the same for both settings of VB_GAIN .)

In a typical application, $R_{LOAD} = 75\Omega$, $R_{SOURCE} = 75\Omega$, $R_{REF} = 187\Omega$.

RECOMMENDED VIDEO BUFFER INITIALISATION SEQUENCES

Recommended power-up sequences for Video Buffer applications are described in Table 58 and Table 59.

DESCRIPTION	LABEL	REGISTER [BITS]
Turn on external supplies and wait for the supply voltages to settle.		
Reset registers to default state (software reset).	SW_RESET	R0 (00h) [15:0]
Enable VMID Fast Start and Start up Bias. Select Start-Up Bias and set VMID soft start for start-up ramp.	VMID_FAST_START = 1 STARTUP_BIAS_ENA = 1 BIAS_SRC = 1 VMID_RAMP[1:0] = 01	R7 (07h) [11] R7 (07h) [8] R7 (07h) [7] R7 (07h) [6:5]
If using VMID as the reference voltage for the LDO then select VMID fast start or set to 0 if using the Bandgap as the reference voltage for LDO. Select LDO Start-Up Bias and enable LDO. Delay 300ms for LDO to settle.	LDO_ENA = 1 LDO_REF_SEL_FAST = 1 LDO_BIAS_SRC = 1	R53 (35h) [15] R53 (35h) [14] R53 (35h) [5]
Enable VMID Buffer and Master Bias. Set VMID_SEL[1:0] for fast start-up.	BIAS_ENA = 1 VMID_BUF_ENA = 1 VMID_SEL[1:0] = 11	R2 (02h) [3] R2 (02h) [2] R2 (02h) [1:0]
Enable VMID. Delay 50ms to allow VMID to settle.	VMID_ENA = 1	R7 (07h) [4]
Set LDO and VMID for normal operation.	LDO_REF_SEL_FAST = 0 LDO_BIAS_SRC = 0 VMID_FAST_START = 0 STARTUP_BIAS_ENA = 0 VMID_SEL = 01	R53 (35h) [14] R53 (35h) [5] R7 (07h) [11] R7 (07h) [8] R2 (02h) [1:0]
Set Video Buffer Gain as required.	VB_GAIN	R38 (26h) [5]
Set Video Buffer Filter Q Boost as required.	VB_QBOOST	R38 (26h) [6]
Enable Video Buffer Clamp.	VB_CLAMP = 1	R38 (26h) [0]
Enable Video Buffer Pulldown.	VB_PD = 1	R38 (26h) [1]
Enable video buffer. Delay 20ms for buffer to capture input level.	VB_ENA = 1	R38 (26h) [7]
Disable Video Buffer Pulldown.	VB_PD = 0	R38 (26h) [1]

Table 58 Power-Up Sequence (Video Signal AC-coupled to Video Buffer input)

DESCRIPTION	LABEL	REGISTER [BITS]
Turn on external supplies and wait for the supply voltages to settle.		
Reset registers to default state (software reset).	SW_RESET	R0 (00h) [15:0]
Enable VMID Fast Start and Start up Bias. Select Start-Up Bias and set VMID soft start for start-up ramp.	VMID_FAST_START = 1 STARTUP_BIAS_ENA = 1 BIAS_SRC = 1 VMID_RAMP[1:0] = 01	R7 (07h) [11] R7 (07h) [8] R7 (07h) [7] R7 (07h) [6:5]
If using VMID as the reference voltage for the LDO then select VMID fast start or set to 0 if using the Bandgap as the reference voltage for LDO. Select LDO Start-Up Bias and enable LDO. Delay 300ms for LDO to settle.	LDO_ENA = 1 LDO_REF_SEL_FAST = 1 LDO_BIAS_SRC = 1	R53 (35h) [15] R53 (35h) [14] R53 (35h) [5]
Enable VMID Buffer and Master Bias. Set VMID_SEL[1:0] for fast start-up.	BIAS_ENA = 1 VMID_BUF_ENA = 1 VMID_SEL[1:0] = 11	R2 (02h) [3] R2 (02h) [2] R2 (02h) [1:0]
Enable VMID Delay 50ms to allow VMID to settle	VMID_ENA = 1	R7 (07h) [4]
Set LDO and VMID for normal operation.	LDO_REF_SEL_FAST = 0 LDO_BIAS_SRC = 0 VMID_FAST_START = 0 STARTUP_BIAS_ENA = 0 VMID_SEL = 01	R53 (35h) [14] R53 (35h) [5] R7 (07h) [11] R7 (07h) [8] R2 (02h) [1:0]
Set Video Buffer Gain as required	VB_GAIN	R38 (26h) [5]
Set Video Buffer Filter Q Boost as required	VB_QBOOST	R38 (26h) [6]
Enable video buffer	VB_ENA = 1	R38 (26h) [7]

Table 59 Power-Up Sequence (Video Signal DC-coupled to Video Buffer input)

GENERAL PURPOSE INPUT/OUTPUT

The WM8944B provides two multi-function pins which can be configured to provide a number of different functions. These are digital input/output pins on the DBVDD power domain. The GPIO pins are:

- CS/GPIO1
- CIFMODE/GPIO2

Note that the GPIO pins are shared with Control Interface functions. The pins available for GPIO function depend on the selected Control Interface mode, as described in Table 60.

CONTROL INTERFACE MODE	GPIO PIN AVAILABILITY	
2-wire (I2C)	GPIO1	GPIO2
3-wire (SPI)		GPIO2

Table 60 GPIO Pin Availability

Note that CIFMODE/GPIO2 pin selects between I2C and SPI Control Interface modes (see “Control Interface”). To enable GPIO functions on GPIO2, the MODE_GPIO register bit must be set in order to disconnect this pin from the Control Interface circuit. Setting the MODE_GPIO register bit causes the Control Interface mode selection to be latched; it will remain latched until a Software Reset or Power On Reset occurs.

The register fields that control the GPIO pins are described in Table 61.

For each GPIO, the selected function is determined by the GPn_FN field, where n identifies the GPIO pin (1 or 2). The pin direction, set by GPn_DIR, must be set according to function selected by GPn_SEL.

When a pin is configured as a GPIO output, its level can be set to logic 0 or logic 1 using the GPn_LVL field. When a pin is configured as a GPIO input, the logic level can be read from the respective GPn_LVL bit. The GPIO output is inverted with respect to the GPn_LVL register when the polarity bit GPn_POL is set; the equivalent is true of GPIO inputs also.

Internal pull-up and pull-down resistors may be enabled using the GPn_PULL fields; this allows greater flexibility to interface with different signals from other devices.

Each of the GPIO pins is an input to the Interrupt control circuit and can be used to trigger an Interrupt event. This may be configured as level-triggered or edge-triggered using the GPn_FN registers. Edge detect raises an interrupt when the GPIO status changes; level detect asserts the interrupt for as long as the GPIO status is asserted. See “Interrupts”.

An edge-triggered GPIO can be configured to trigger on a single edge or on both edges of the input signal; this is selected using the GPn_INT_MODE registers. A level-triggered or single-edge-triggered input may be configured using the GPn_POL registers to respond to a high level/edge (when GPn_POL = 0) or a low level/edge (when GPn_POL = 1).

The GPIO control fields are defined in Table 61.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R11 (0Bh) GPIO Config	0	MODE_GPIO	0	CIFMODE/GPIO2 pin configuration 0 = Pin configured as CIFMODE 1 = Pin configured as GPIO2 Note - when this bit is set to 1, it is latched and cannot be reset until Power-Off or Software Reset.
R13 (0Dh) GPIO1 Control	15	GP1_DIR	1	GPIO1 Pin Direction 0 = Output 1 = Input

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	14:13	GP1_PULL [1:0]	00	GPIO1 pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved
	12	GP1_INT_MODE	0	GPIO1 Interrupt Mode 0 = GPIO interrupt is rising edge triggered (if GP1_POL=0) or falling edge triggered (if GP1_POL =1) 1 = GPIO interrupt is triggered on rising and falling edges
	10	GP1_POL	0	GPIO1 Polarity Select 0 = Non-inverted 1 = Inverted
	5	GP1_LVL	0	GPIO1 level. Write to this bit to set a GPIO output. Read from this bit to read GPIO input level. When GP1_POL is set, the register contains the opposite logic level to the external pin.
	3:0	GP1_FN [3:0]	0000	GPIO1 Pin Function (see Table 62 for details)
R14 (0Eh) GPIO2 Control	15	GP2_DIR	1	GPIO2 Pin Direction 0 = Output 1 = Input
	14:13	GP2_PULL [1:0]	10	GPIO2 pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved
	12	GP2_INT_MODE	0	GPIO2 Interrupt Mode 0 = GPIO interrupt is rising edge triggered (if GP2_POL=0) or falling edge triggered (if GP2_POL =1) 1 = GPIO interrupt is triggered on rising and falling edges
	10	GP2_POL	0	GPIO2 Polarity Select 0 = Non-inverted 1 = Inverted
	5	GP2_LVL	0	GPIO2 level. Write to this bit to set a GPIO output. Read from this bit to read GPIO input level. When GP2_POL is set, the register contains the opposite logic level to the external pin.
	3:0	GP2_FN [3:0]	0000	GPIO2 Pin Function (see Table 62 for details)

Table 61 GPIO Control
GPIO FUNCTION SELECT

The available GPIO functions are described in Table 62. The function of each GPIO is set using the GPn_FN register, where n identifies the GPIO pin (1 or 2).

Note that the polarity of the GPIO inputs and outputs may be selected using the GPn_POL register bits. When GPn_POL = 1, then the polarity is inverted with respect to the descriptions below.

The GPIO input functions may be used to detect headphone jack insertion or a button press. These signals may be used as inputs to the Interrupt Controller, via the integrated de-bounce circuit.

GPn_FN	DESCRIPTION	COMMENTS
0000	Logic level input	External logic level is read from GPn_LVL. Associated interrupt (when enabled) is level-triggered.
0001	Edge detection input	External logic level is read from GPn_LVL. Associated interrupt (when enabled) is edge triggered. Note that TOCLK_ENA must be set.
0010	CLKOUT output	Output clock frequency is set by CLKOUT_DIV.
0011	Interrupt (IRQ) output	Hardware output of all unmasked Interrupts.
0100	Reserved	
0101	Reserved	
0110	Reserved	
0111	Temperature flag output	Indicates the temperature sensor output. This is a hardware output of the TEMP_STS bit (assuming GPn_POL = 0). 0 = Normal 1 = Overtemperature
1000	Reserved	
1001	DMICCLK output	Output clock for digital microphone interface
1010	Logic level output	Pin logic level is set by GPn_LVL.
1011	LDO_UV output	Indicates the LDO undervoltage status. This is a hardware output of the LDO_UV_STS bit (assuming GPn_POL = 0). 0 = Normal 1 = LDO undervoltage
1100	Reserved	
1101	Reserved	
1110	Reserved	
1111	Reserved	

Table 62 GPIO Function Select

INTERRUPTS

The Interrupt Controller has multiple inputs. These include the GPIO input pins, Temperature sensor and the LDO Regulator. Any combination of these inputs can be used to trigger an Interrupt (IRQ) event.

There is an Interrupt Status field associated with each of the IRQ inputs. These are listed within the System Interrupts Register (R16), as described in Table 63. The status of the IRQ inputs can be read at any time from this register or else in response to the Interrupt (IRQ) output being signalled via a GPIO pin.

Individual mask bits can select or deselect different functions from the Interrupt controller. These are listed within the System Interrupts Mask Register (R19), as described in Table 63. Note that the status fields remain valid, even when masked, but the masked bits will not cause the Interrupt (IRQ) output to be asserted.

The Interrupt (IRQ) output represents the logical 'OR' of all the unmasked IRQ inputs. The bits within the System Interrupts Register (R16) are latching fields and, once they are set, they are not reset until the System Interrupts Register is read. Accordingly, the Interrupt (IRQ) output is not reset until the System Interrupts Register has been read. Note that, if the condition that caused the IRQ input to be asserted is still valid, then the Interrupt (IRQ) output will remain set even after the System Interrupts Register has been read.

When GPIO input is used to trigger an Interrupt event, polarity can be set using the GPn_POL bits as described in Table 61. This allows the IRQ event to be used to indicate a rising or a falling edge of the external logic signal. If desired, the GPn_INT_MODE bits can be used to select an Interrupt event on both the rising and falling edges.

The GPIO inputs to the Interrupt Controller are de-bounced to avoid false detections. The timeout clock (TOCLK) is required for this function. When using GPIO inputs to the Interrupt Controller, the TOCLK must be enabled by setting the TOCLK_ENA and OSC_CLK_ENA bits as described in “Clocking and Sample Rates”.

The Interrupt (IRQ) output can be globally masked by setting the IM_IRQ register. The Interrupt is masked by default.

The Interrupt (IRQ) output may be configured on any of the GPIO pins. See “General Purpose Input / Output” for details of how to configure GPIO pins for Interrupt (IRQ) output.

The Interrupt control fields are defined in Table 63.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R16 (10h) System Interrupts (Read only)	15	TEMP_INT	0	Thermal Interrupt status (Read only) 0 = Thermal interrupt not set 1 = Thermal interrupt set This bit is latched when set; it is cleared when the register is Read.
	13	GP2_INT	0	GPIO2 Interrupt status (Read only) 0 = GPIO2 interrupt not set 1 = GPIO2 interrupt set This bit is latched when set; it is cleared when the register is Read.
	12	GP1_INT	0	GPIO1 Interrupt status (Read only) 0 = GPIO1 interrupt not set 1 = GPIO1 interrupt set This bit is latched when set; it is cleared when the register is Read.
	0	LDO_UV_INT	0	LDO Undervoltage Interrupt (Read only) 0 = LDO Undervoltage interrupt not set 1 = LDO Undervoltage interrupt set This bit is latched when set; it is cleared when the register is Read.
R18 (12h) IRQ Config	0	IM_IRQ	1	IRQ (GPIO output) Mask 0 = Normal 1 = IRQ output is masked
R19 (13h) System Interrupts Mask	15	IM_TEMP_INT	0	Interrupt mask for thermal status 0 = Not masked 1 = Masked
	13	IM_GP2_INT	0	Interrupt mask for GPIO2 0 = Not masked 1 = Masked
	12	IM_GP1_INT	0	Interrupt mask for GPIO1 0 = Not masked 1 = Masked
	0	IM_LDO_UV_INT	0	Interrupt mask for LDO Undervoltage status 0 = Not masked 1 = Masked

Table 63 Interrupt Control

CONTROL INTERFACE

The WM8944B is controlled by writing to its control registers. Readback is available for all registers. The Control Interface can operate as either a 2- or 3-wire interface:

- 2-wire (I2C) mode uses pins SCLK and SDA
- 3-wire (SPI) mode uses pins CS, SCLK and SDA

Readback is provided on the bi-directional pin SDA in 2-/3-wire modes.

The device address in 2-wire (I2C) mode is 34h.

The WM8944B uses 15-bit register addresses and 16-bit data in all Control Interface modes.

SELECTION OF CONTROL INTERFACE MODE

The WM8944B Control Interface can be configured for I2C mode or SPI modes using the CIFMODE/GPIO2 pin at power-up. The mode selection is as described in Table 65.

CIFMODE/GPIO2	INTERFACE FORMAT
Low	2-wire
High	3-wire

Table 64 Control Interface Mode Selection

After the Control Interface Mode has been configured, the MODE_GPIO register bit should be set in order to latch the selection and to allow GPIO functions to be supported on the CIFMODE/GPIO2 pin. After the MODE_GPIO register bit has been set, the Control Interface mode selection will remain latched until a Software Reset or Power On Reset occurs. See “General Purpose Input / Output” for details.

In 2-wire (I2C) Control Interface mode, Auto-Increment mode may be selected. This enables multiple write and multiple read operations to be scheduled faster than is possible with single register operations. The auto-increment option is enabled when the AUTO_INC register bit is set. This bit is defined in Table 65. Auto-increment is enabled by default.

In 3-wire (SPI) Control Interface mode, register readback is provided using the bi-directional pin SDA. When the SDA pin is an output, it may be configured as CMOS or as Open Drain using the SPI_OD bit. An external pull-up resistor is required if using the Open Drain output.

The Control Interface configuration bits are described in Table 65.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R20 (14h) Control Interface	2	SPI_OD	0	SDA pin output configuration 0 = SDA output is CMOS 1 = SDA output is Open-Drain
	0	AUTO_INC	1	Enables address auto-increment (applies to 2-wire / I2C mode only) 0 = Disabled 1 = Enabled

Table 65 Control Interface Configuration

2-WIRE (I2C) CONTROL MODE

In 2-wire mode, the WM8944B is a slave device on the control interface; SCLK is a clock input, while SDA is a bi-directional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the WM8944B transmits logic 1 by tri-stating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the logic 1 can be recognised by the master.

In order to allow many devices to share a single 2-wire control bus, every device on the bus has a unique 8-bit device ID (this is not the same as the 15-bit address of each register in the WM8944B). The WM8944B device ID is 0011 0100 (34h). The LSB of the device ID is the Read/Write bit; this bit is set to logic 1 for “Read” and logic 0 for “Write”.

The WM8944B operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDA while SCLK remains high. This indicates that a device ID, register address and data will follow. The WM8944B responds to the start condition and shifts in the next eight bits on SDA (8-bit device ID including Read/Write bit, MSB first). If the device ID received matches the device ID of the WM8944B, then the WM8944B responds by pulling SDA low on the next clock pulse (ACK). If the device ID is not recognised or the R/W bit is ‘1’ when operating in write only mode, the WM8944B returns to the idle condition and waits for a new start condition and valid address.

If the device ID matches the device ID of the WM8944B, the data transfer continues as described below. The controller indicates the end of data transfer with a low to high transition on SDA while SCLK remains high. After receiving a complete address and data sequence the WM8944B returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDA changes while SCLK is high), the device returns to the idle condition.

The WM8944B supports the following read and write operations:

- Single write
- Single read
- Multiple write using auto-increment
- Multiple read using auto-increment

The sequence of signals associated with a single register write operation is illustrated in Figure 34.




Figure 34 Control Interface 2-wire (I2C) Register Write

The sequence of signals associated with a single register read operation is illustrated in Figure 35.




Figure 35 Control Interface 2-wire (I2C) Register Read

The Control Interface also supports other register operations, as listed above. The interface protocol for these operations is summarised below. The terminology used in the following figures is detailed in Table 66.

Note that, for multiple write and multiple read operations, the auto-increment option must be enabled. This feature is enabled by default, as noted in Table 65.

TERMINOLOGY		DESCRIPTION
S		Start Condition
Sr		Repeated start
A		Acknowledge (SDA Low)
\bar{A}		Not Acknowledge (SDA High)
P		Stop Condition
R/W	ReadNotWrite	0 = Write 1 = Read
[White field]		Data flow from bus master to WM8944B
[Grey field]		Data flow from WM8944B to bus master

Table 66 Control Interface Terminology




Figure 36 Single Register Write to Specified Address




Figure 37 Single Register Read from Specified Address




Figure 38 Multiple Register Write to Specified Address using Auto-increment




Figure 39 Multiple Register Read from Specified Address using Auto-increment




Figure 40 Multiple Register Read from Last Address using Auto-increment

Multiple Write and Multiple Read operations enable the host processor to access sequential blocks of the data in the WM8944B register map faster than is possible with single register operations. The auto-increment option is enabled when the AUTO_INC register bit is set. This bit is defined in Table 65. Auto-increment is disabled by default.

3-WIRE (SPI) CONTROL MODE

The 3-wire control interface uses the CS, SCLK and SDA pins.

In 3-wire control mode, a control word consists of 32 bits. The first bit is the read/write bit (R/W), which is followed by 15 address bits (A14 to A0) that determine which control register is accessed. The remaining 16 bits (B15 to B0) are data bits, corresponding to the 16 bits in each control register.


In 3-wire mode, every rising edge of SCLK clocks in one data bit from the SDA pin. The data is latched on the 32nd falling edge of SCLK after 32 bits of data have been clocked into the device.

In Write operations (R/W=0), all SDA bits are driven by the controlling device.

In Read operations (R/W=1), the SDA pin is driven by the controlling device to clock in the register address, after which the WM8944B drives the SDA pin to output the applicable data bits.

When the SPI_OD register bit is set, the WM8944B transmits logic 1 by tri-stating the SDA pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA line high so that the logic 1 can be recognised by the master.

The 3-wire control mode timing is illustrated in Figure 41.


Figure 41 3-Wire Serial Control Interface

POWER MANAGEMENT

The WM8944B has two control registers that allow users to select which functions are active. For minimum power consumption, unused functions should be disabled. To minimise pop or click noise, it is important to enable or disable these functions in the correct order, and to use the signal mute registers as part of a carefully structured control sequence.

The power management control registers are described in Table 67.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 (02h) Power management 1	12	INPGA_ENA	0	Input PGA Enable 0 = Disabled 1 = Enabled
	11	ADCR_ENA	0	Right ADC Enable 0 = Disabled 1 = Enabled ADCR_ENA must be set to 1 when processing right channel data from the Digital Microphone.
	10	ADCL_ENA	0	Left ADC Enable 0 = Disabled 1 = Enabled ADCL_ENA must be set to 1 when processing data from the ADC or from the Left Digital Microphone.
	4	MICB_ENA	0	Microphone Bias Enable 0 = Disabled 1 = Enabled
	3	BIAS_ENA	0	Master Bias Enable 0 = Disabled 1 = Enabled
R3 (03h) Power management 2	14	OUT_ENA	0	LINEOUT enable 0 = Disabled 1 = Enabled
	12	SPK_PGA_ENA	0	Speaker PGA enable 0 = Disabled 1 = Enabled

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	11	SPKN_SPKVDD_ENA	0	SPKOUTN enable 0 = Disabled 1 = Enabled Note that SPKOUTN is also controlled by SPKN_OP_ENA. When powering down SPKOUTN, the SPKN_SPKVDD_ENA bit should be reset first.
	10	SPKP_SPKVDD_ENA	0	SPKOUTP enable 0 = Disabled 1 = Enabled Note that SPKOUTP is also controlled by SPKP_OP_ENA. When powering down SPKOUTP, the SPKP_SPKVDD_ENA bit should be reset first
	7	SPKN_OP_ENA	0	SPKOUTN enable 0 = Disabled 1 = Enabled Note that SPKOUTN is also controlled by SPKN_SPKVDD_ENA. When powering up SPKOUTN, the SPKN_OP_ENA bit should be enabled first.
	6	SPKP_OP_ENA	0	SPKOUTP enable 0 = Disabled 1 = Enabled Note that SPKOUTP is also controlled by SPKP_SPKVDD_ENA. When powering up SPKOUTP, the SPKP_OP_ENA bit should be enabled first
	2	SPK_MIX_ENA	0	Speaker output mixer enable 0 = Disabled 1 = Enabled
	0	DAC_ENA	0	DAC Enable 0 = Disabled 1 = Enabled DAC_ENA must be set to 1 when processing data from the DAC or Digital Beep Generator.

Table 67 Power Management Control

Note: In 2-wire mode in order to achieve the minimum power down current from DBVDD the CIF_MODE pin should be configured as a GPIO pin by setting register R11 (0Bh) bit 0 high and configured as an input in register R14 (0Eh) bit 0 set high. Pull-up and pull-down resistors should be disabled in register R14 (0Eh) bits 14:13 set to 00.

THERMAL SHUTDOWN

The WM8944B incorporates a temperature sensor which detects when the device temperature is within normal limits. The temperature status can be read at any time from the TEMP_STS bit, as described in Table 68. This bit can be polled at any time, or may output directly on a GPIO pin, or may be used to generate Interrupt events.

The temperature sensor can be configured to shut down the speaker outputs in the event of an overtemperature condition. This is configured using the THERR_ACT register field.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R17 (11h) Status Flags	15	TEMP_STS	0	Thermal Sensor status (Read only) 0 = Normal 1 = Overtemperature
R42 (2Ah) Output ctrl	15	THERR_ACT	1	Thermal Shutdown enable 0 = Disabled 1 = Enabled When THERR_ACT = 1, then an over temperature condition will cause the speaker outputs to be disabled.

Table 68 Thermal Shutdown Control

Note: For minimum power down current the thermal shutdown should be disabled by setting the THERR_ACT bit in register R42 (2Ah) bit 15 low.

POWER ON RESET

The WM8944B includes a Power-On Reset (POR) circuit, which is used to reset the digital logic into a default state after power up. The POR circuit derives its output from LDOVDD and DCVDD. The internal POR signal is asserted low when either LDOVDD or DCVDD are below minimum thresholds.

The specific behaviour of the circuit will vary, depending on relative timing of the supply voltages. Typical scenarios are illustrated in Figure 42 and Figure 43.




Figure 42 Power On Reset Timing – LDOVDD Enabled First




Figure 43 Power On Reset Timing - DCVDD Enabled First

The POR signal is undefined until LDOVDD has exceeded the minimum threshold, V_{pora} . Once this threshold has been exceeded, POR is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. Once LDOVDD and DCVDD have both reached their respective power on thresholds, POR is released high, all registers are in their default state, and writes to the control interface may take place.

Note that a minimum power-on reset period, T_{POR} , applies even if LDOVDD and DCVDD have zero rise time. (This specification is guaranteed by design rather than test.)

On power down, POR is asserted low when LDOVDD or DCVDD falls below their respective power-down thresholds.

Typical Power-On Reset parameters for the WM8944B are defined in Table 69.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
V_{pora}	Power-On undefined threshold (LDOVDD)		0.5		V
V_{pora_on}	Power-On threshold (LDOVDD/DBVDD)		1.17		V
V_{pora_off}	Power-Off threshold (LDOVDD/DBVDD)		1.13		V
V_{pord_on}	Power-On threshold (DCVDD)		0.66		V
V_{pord_off}	Power-Off threshold (DCVDD)		0.64		V
T_{POR}	Minimum Power-On Reset period		10.6		μ S

Table 69 Typical Power-On Reset Parameters

Separate Power-On Reset circuits are also implemented on the DBVDD and SPKVDD domains. These circuits ensure correct device behaviour whenever these supplies are enabled or disabled.

SOFTWARE RESET AND DEVICE ID

The WM8944B can be reset by writing to Register R0. This is a read-only register, and the contents of R0 will not be affected by writing to this Register.

The Device ID can be read back from Register R0. The Chip Revision ID can be read back from Register 1, as described in Table 70.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R0 (00h) Software Reset/Chip ID 1	15:0	SW_RESET [15:0]	6264h	Writing to this register resets all registers to their default state. Reading from this register will indicate device family ID 6264h.
R1 (01h) Revision Number	3:0	CHIP_REV [3:0]	0h	Reading from this register will indicate the Revision ID. (Read only)

Table 70 Chip Reset and ID

RECOMMENDED POWER-UP / POWER-DOWN SEQUENCES

In order to minimise output pop and click noise, it is recommended that the WM8944B device is powered-up and powered-down using the control sequences described in Table 71 and Table 72 respectively.

The power-up sequence described here includes enabling the DACs and output drivers; note that additional configuration will be required to enable the required internal signal paths.

The sequences noted here are provided as guidance only; each sequence will require to be adjusted to the particular application requirements.

DESCRIPTION	LABEL	REGISTER [BITS]
Turn on external supplies and wait for the supply voltages to settle.		
Reset registers to default state (software reset).	SW_RESET	R0 (00h) [15:0]
Enable speaker and line discharge bits. Enable VMID to speaker and line outputs.	SPKP_DISCH = 1 SPKN_DISCH = 1 LINE_DISCH = 1 SPKP_VMID_OP_ENA = 1 SPKN_VMID_OP_ENA = 1 LINE_VMID_OP_ENA = 1	R42 (2Ah) [6] R42 (2Ah) [7] R42 (2Ah) [4] R42 (2Ah) [12] R42 (2Ah) [13] R42 (2Ah) [10]
Enable VMID Fast Start and Start up Bias. Select Start-Up Bias and set VMID soft start for start-up ramp.	VMID_FAST_START = 1 STARTUP_BIAS_ENA = 1 BIAS_SRC = 1 VMID_RAMP[1:0] = 01	R7 (07h) [11] R7 (07h) [8] R7 (07h) [7] R7 (07h) [6:5]
If using VMID as the reference voltage for the LDO then select VMID fast start or set to 0 if using the Bandgap as the reference voltage for LDO. Select LDO Start-Up Bias and enable LDO. Delay 300ms for LDO to settle.	LDO_ENA = 1 LDO_REF_SEL_FAST = 1 LDO_BIAS_SRC = 1	R53 (35h) [15] R53 (35h) [14] R53 (35h) [5]
Enable VMID Buffer and Master Bias. Set VMID_SEL[1:0] for fast start-up.	BIAS_ENA = 1 VMID_BUF_ENA = 1 VMID_SEL[1:0] = 11	R2 (02h) [3] R2 (02h) [2] R2 (02h) [1:0]
Disable speaker and line discharge bits.	SPKP_DISCH = 0 SPKN_DISCH = 0 LINE_DISCH = 0	R42 (2Ah) [6] R42 (2Ah) [7] R42 (2Ah) [4]
Enable speaker outputs and speaker PGA and lineout output as required.	SPK_MIX_ENA = 1 DAC_ENA = 1 SPKN_OP_ENA = 1 SPKP_OP_ENA = 1 SPK_PGA_ENA = 1 OUT_ENA = 1	R3 (03h) [2] R3 (03h) [0] R3 (03h) [7] R3 (03h) [6] R3 (03h) [12] R3 (03h) [14]
Enable power to speaker driver (must be done after enabling the speaker outputs).	SPKN_SPKVDD_ENA = 1 SPKP_SPKVDD_ENA = 1	R3 (03h) [11] R3 (03h) [10]
Enable VMID. Delay 50ms to allow VMID to settle.	VMID_ENA = 1	R7 (07h) [4]
Set LDO and VMID for normal operation.	LDO_REF_SEL_FAST = 0 LDO_BIAS_SRC = 0 VMID_FAST_START = 0 STARTUP_BIAS_ENA = 0 VMID_SEL = 01	R53 (35h) [14] R53 (35h) [5] R7 (07h) [11] R7 (07h) [8] R2 (02h) [1:0]
Un-mute outputs as required.		

Table 71 Recommended Power-Up Sequence

DESCRIPTION	LABEL	REGISTER [BITS]
Mute speaker PGA and DAC.	SPK_PGA_MUTE = 1 SPK_VOL = 00h DAC_MUTE = 1 DAC_VOL = 0	R47 (2Fh) [6] R47 (2Fh) [5:0] R23 (17h) [8] R23 (17h) [7:0]
Select LDO for fast start-up.	LDO_REF_SEL_FAST = 1 LDO_BIAS_SRC = 1	R53 (35h) [14] R53 (35h) [5]
Select VMID for fast start-up.	VMID_SEL = 11 VMID_FAST_START = 1 BIAS_SRC = 1 VMID_RAMP = 01	R2 (02h) [1:0] R7 (07h) [11] R7 (07h) [7] R7 (07h) [6:5]
Disable VMID. Delay 500ms for VMID to discharge.	VMID_ENA = 0	R7 (07h) [4]
Discharge the speaker and line outputs. Delay 50ms for outputs to discharge.	SPKP_DISCH = 1 SPKN_DISCH = 1 LINE_DISCH = 1	R42 (2Ah) [7] R42 (2Ah) [6] R42 (2Ah) [4]
Mute the speaker and line outputs.	LINEOUT_MUTE = 1 SPKN_OP_MUTE = 1 SPKP_OP_MUTE = 1	R42 (2Ah) [8] R03 (03h) [9] R03 (03h) [8]
Disable power to speaker drivers (must be done before disabling the speaker outputs).	SPKN_SPKVDD_ENA = 0 SPKP_SPKVDD_ENA = 0	R3 (03h) [11] R3 (03h) [10]
Disable speaker outputs.	SPKN_OP_ENA = 0 SPKP_OP_ENA = 0	R3 (03h) [7] R3 (03h) [6]
Reset registers to default state (software reset).	SW_RESET	R0 (00h) [15:0]
Turn off external power supply voltages.		

Table 72 Recommended Power-Down Sequence

REGISTER MAP

REG	NAME	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	DEFAULT
R0 (0h)	Software Reset/Chip ID 1	SW_RESET[15:0]															6264h	
R1 (1h)	Chip ID 2 (Read only)	0	0	0	0	0	0	0	0	0	0	0	0	CHIP_REV[3:0]			0000h	
R2 (2h)	Power management 1	0	0	0	INP_PGA_ENA	ADCR_ENA	ADCL_ENA	0	0	DMIC_ENA	0	SPK_LOW_VMID_ENA	MICB_ENA	BIAS_ENA	VMID_BUF_ENA	VMID_SEL[1:0]		0000h
R3 (3h)	Power management 2	0	OUT_ENA	0	SPK_PGA_ENA	SPKN_SPKVD_D_ENA	SPKP_SPKVD_D_ENA	SPKN_OP_MUTE	SPKP_OP_MUTE	SPKN_OP_ENA	SPKP_OP_ENA	0	SPK_MIX_MUTE	0	SPK_MIX_ENA	0	DAC_ENA	0310h
R4 (4h)	Audio Interface	DACDATA_PULL[1:0]		FRAME_PULL[1:0]		BCLK_PULL[1:0]		ADCR_SRC	ADCL_SRC	0	DAC_SRC	BCLK_INV	LRCLK_INV	WL[1:0]		FMT[1:0]		020Ah
R5 (5h)	Companding control	ADC_DAC_LOOP	0	0	0	0	0	0	0	0	0	LOOPBACK	0	DAC_COMP	DAC_COMPODE	ADC_COMP	ADC_COMPODE	0000h
R6 (6h)	Clock Gen control	OSC_CLK_ENA	MCLK_PULL[1:0]		CLK_OUT_SEL	CLKOUT_DIV[1:0]		SYS_CLK_ENA	SYS_CLK_SRC	SYSCLK_DIV[2:0]			TOCLK_ENA	BCLK_DIV[2:0]		MSTR	0106h	
R7 (7h)	Additional control	SYSCLK_RATE	0	0	0	VMID_FAST_START	VMID_REF_SEL	VMID_CTRL	START_UP_BIAS_ENA	BIAS_SRC	VMID_RAMP[1:0]		VMID_ENA	SR[3:0]			800Dh	
R8 (8h)	FLL Control 1	0	0	0	FLL_CLK_REF_DIV[1:0]		FLL_OUTDIV[2:0]		FLL_CTRL_RATE[2:0]		FLL_FRATIO[2:0]			FLL_FRAC	FLL_ENA	0102h		
R9 (9h)	FLL Control 2	FLL_K[15:0]															3127h	
R10 (Ah)	FLL Control 3	0	FLL_N[9:0]									0	FLL_GAIN[3:0]			0100h		
R11 (Bh)	GPIO Config	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	MODE_GPIO	0000h
R13 (Dh)	GPIO1 Control	GP1_DIR	GP1_PULL[1:0]		GP1_INT_MODE	0	GP1_POL	0	0	0	0	GP1_LVL	0	GP1_FN[3:0]			8000h	
R14 (Eh)	GPIO2 Control	GP2_DIR	GP2_PULL[1:0]		GP2_INT_MODE	0	GP2_POL	0	0	0	0	GP2_LVL	0	GP2_FN[3:0]			C000h	
R16 (10h)	System Interrupts (Read only)	TEMP_INT	0	GP2_INT	GP1_INT	0	0	0	0	0	0	0	0	0	0	0	LDO_UV_INT	0000h
R17 (11h)	Status Flags (Read only)	TEMP_STS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LDO_UV_STS	0000h
R18 (12h)	IRQ Config	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	IM_IRQ	0001h
R19 (13h)	System Interrupts Mask	IM_TEMP_INT	0	IM_GP2_INT	IM_GP1_INT	0	0	0	0	0	0	0	0	0	0	0	IM_LDO_UV_INT	0000h
R20 (14h)	Control Interface	0	0	0	0	0	0	0	0	0	0	0	0	0	SPL_ODD	0	AUTO_INC	0001h
R21 (15h)	DAC Control 1	0	0	0	0	0	0	0	0	0	0	0	DAC_AUTOMUTE	0	0	0	DAC_DAT_INV	0010h
R22 (16h)	DAC Control 2	0	0	0	0	0	0	0	0	0	0	0	DAC_VOL_RAMP	0	0	0	DAC_S_B_FLT	0010h
R23 (17h)	DAC digital Vol	0	0	0	0	0	0	0	DAC_MUTE	DAC_VOL[7:0]							01C0h	
R25 (19h)	ADC Control 1	0	0	0	0	0	0	0	ADC_MUTE_ALL	0	0	0	0	0	0	ADCR_DAT_INV	ADCL_DAT_INV	0100h

REG	NAME	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	DEFAULT
R26 (1Ah)	ADC Control 2	0	0	0	0	0	0	0	0	0	ADC_H PF_MO DE	ADC_HPF_SR [1:0]	ADC_HPF_CUT [2:0]			ADC_H PF	0021h	
R27 (1Bh)	Left ADC Digital Vol	0	0	0	ADC_V U	0	0	0	ADCL_ MUTE	ADCL_VOL [7:0]							00C0h	
R28 (1Ch)	Right ADC Digital Vol	0	0	0	ADC_V U	0	0	0	ADCR_ MUTE	ADCR_VOL [7:0]							00C0h	
R29 (1Dh)	DRC Control 1	0	0	0	0	0	0	0	DRC_N G_ENA	DRC_E NA	0	0	0	1	DRC_ QR	DRC_A NTI CLIP	1	000Fh
R30 (1Eh)	DRC Control 2	0	0	0	DRC_NG_MINGAIN [3:0]			0	0	0	0	1	DRC_MINGAIN [2:0]		DRC_MAX GAIN [1:0]		0C25h	
R31 (1Fh)	DRC Control 3	0	0	0	0	0	0	1	1	DRC_ATK [3:0]			DRC_DCY [3:0]			0342h		
R32 (20h)	DRC Control 4	0	0	0	DRC_KNEE2_IP [4:0]				DRC_KNEE_IP [5:0]				0	0	0000h			
R33 (21h)	DRC Control 5	0	0	DRC_K NEE2_ OP_EN A	DRC_KNEE2_OP [4:0]				DRC_KNEE_OP [4:0]				DRC_HI_COMP [2:0]		0003h			
R34 (22h)	DRC Control 6	0	0	0	0	0	0	0	0	0	0	0	0	DRC_QR_THR [1:0]	DRC_QR_DCY [1:0]		0000h	
R35 (23h)	DRC Control 7	0	0	0	0	0	0	DRC_NG_EXP [1:0]	DRC_LO_COMP [2:0]		DRC_INIT [4:0]				0000h			
R36 (24h)	DRC Status (Read only)	DRC_GAIN [15:0]															0000h	
R37 (25h)	Beep Control 1	0	0	0	0	0	0	0	0	0	BEEP_GAIN [3:0]			BEEP_RATE [1:0]		BEEP_ ENA	0002h	
R38 (26h)	Video Buffer	0	0	0	0	0	0	0	0	VB_EN A	VB_QB OOST	VB_GA IN	VB_DISOFF [2:0]		VB_PD	VB_CL AMP	001Ch	
R39 (27h)	Input ctrl	0	0	0	0	0	0	AUX_T O_N_I NPGA	0	0	MICB_ LVL	0	0	0	0	P_PGA_SEL [1:0]		0001h
R40 (28h)	Input PGA gain ctrl	0	0	0	0	0	0	0	0	INPGA_ ZC	INPGA_ MUTE	INPGA_VOL [5:0]					0050h	
R42 (2Ah)	Output ctrl	THERR _ACT	0	SPKN_ VMID_ OP_EN A	SPKP_ VMID_ OP_EN A	0	LINE_V MID_O P_ENA	0	LINE_ MUTE	SPKN_ DISCH	SPKP_ DISCH	0	LINE_ DISCH	0	0	SPK_V ROI	LINE_V ROI	8100h
R43 (2Bh)	SPK mixer control1	0	0	0	0	0	AUX DIFF_T O_PGA	IN1_T O_PGA	AUX_T O_SPK P	PGA_T O_SPK P	BYP_T O_PGA	MDAC _TO_P GA	0	DAC_T O_PGA	0	0	AUX_T O_PGA	0000h
R44 (2Ch)	SPK mixer control2	0	0	0	0	0	0	IN1_T O_SPK N	0	PGA_T O_SPK N	0	0	0	0	0	0	0	0000h
R45 (2Dh)	SPK mixer control3	0	0	0	0	0	AUX DIFF_T O_PGA _ATTE N	IN1_T O_PGA _ATTE N	AUX_T O_SPK P_ATT EN	PGA_T O_SPK P_ATT EN	BYP_T O_PGA _ATTE N	0	0	DAC_T O_PGA _ATTE N	0	0	AUX_T O_PGA _ATTE N	0000h
R46 (2Eh)	SPK mixer control4	0	0	0	0	0	0	IN1_T O_SPK N_ATT EN	0	PGA_T O_SPK N_ATT EN	0	0	0	0	0	0	0	0000h
R47 (2Fh)	SPK volume ctrl	0	0	0	0	0	0	0	0	SPK_Z C	SPK_P GA_M UTE	SPK_VOL [5:0]					0079h	
R49 (31h)	Line mixer control 1	0	0	0	0	0	AUX DIFF_T O_OUT	IN1_T O_OUT	0	0	BYP_T O_OUT	MDAC _TO_O UT	0	DAC_T O_OUT	0	0	AUX_T O_OUT	0000h

REG	NAME	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	DEFAULT
R51 (33h)	Line L mixer control 2	0	0	0	0	0	AUX DIFF_T O_OUT _ATTE N	IN1_T O_OUT _ATTE N	0	0	BYP_T O_OUT _ATTE N	0	0	DAC_T O_OUT _ATTE N	0	0	AUX_T O_OUT _ATTE N	0000h
R53 (35h)	LDO	LDO_E NA	LDO_R EF_SE L_FAS T	LDO_R EF_SE L	LDO_O PFLT	0	0	0	0	0	0	LDO_B IAS_S RC	LDO_VSEL [4:0]				0007h	
R54 (36h)	Bandgap	BG_EN A	0	0	0	0	0	0	0	0	0	0	BG_VSEL [4:0]				000Ah	
R64 (40h)	SE Config Selection	0	0	0	0	0	0	0	0	0	0	0	SE_CONFIG [3:0]				0000h	
R65 (41h)	SE1_LHPF_CONFIG	0	0	0	0	0	0	0	0	0	0	SE1_L HPF_R _SIGN	SE1_L HPF_L _SIGN	0	0	SE1_L HPF_R _ENA	SE1_L HPF_L _ENA	0000h
R66 (42h)	SE1_LHPF_L	SE1_LHPF_L [15:0]																0000h
R67 (43h)	SE1_LHPF_R	SE1_LHPF_R [15:0]																0000h
R68 (44h)	SE1_3D_CONFIG	0	0	0	0	0	0	SE1_3 D_R_S IGN	SE1_3 D_L_S IGN	SE1_3 D_LHP F_R_E NA	SE1_3 D_LHP F_L_E NA	SE1_3 D_R_L HPF_S IGN	SE1_3 D_L_L HPF_S IGN	0	0	SE1_3 D_R_E NA	SE1_3 D_L_E NA	0000h
R69 (45h)	SE1_3D_L	0	0	SE1_3D_L_DELAY [2:0]			SE1_3D_L_CUTOFF [2:0]			SE1_3D_L_CGAIN [3:0]			SE1_3D_L_FGAIN [3:0]				0408h	
R70 (46h)	SE1_3D_R	0	0	SE1_3D_R_DELAY [2:0]			SE1_3D_R_CUTOFF [2:0]			SE1_3D_R_CGAIN [3:0]			SE1_3D_R_FGAIN [3:0]				0408h	
R71 (47h)	SE1_NOTCH_CONFIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SE1_N OTCH_ R_ENA	SE1_N OTCH_ L_ENA	0000h
R72 (48h)	SE1_NOTCH_A10	SE1_NOTCH_A10 [15:0]																0000h
R73 (49h)	SE1_NOTCH_A11	SE1_NOTCH_A11 [15:0]																0000h
R74 (4Ah)	SE1_NOTCH_A20	SE1_NOTCH_A20 [15:0]																0000h
R75 (4Bh)	SE1_NOTCH_A21	SE1_NOTCH_A21 [15:0]																0000h
R76 (4Ch)	SE1_NOTCH_A30	SE1_NOTCH_A30 [15:0]																0000h
R77 (4Dh)	SE1_NOTCH_A31	SE1_NOTCH_A31 [15:0]																0000h
R78 (4Eh)	SE1_NOTCH_A40	SE1_NOTCH_A40 [15:0]																0000h
R79 (4Fh)	SE1_NOTCH_A41	SE1_NOTCH_A41 [15:0]																0000h
R80 (50h)	SE1_NOTCH_A50	SE1_NOTCH_A50 [15:0]																0000h
R81 (51h)	SE1_NOTCH_A51	SE1_NOTCH_A51 [15:0]																0000h
R82 (52h)	SE1_NOTCH_M10	SE1_NOTCH_M10 [15:0]																0000h
R83 (53h)	SE1_NOTCH_M11	SE1_NOTCH_M11 [15:0]																1000h
R84 (54h)	SE1_NOTCH_M20	SE1_NOTCH_M20 [15:0]																0000h
R85 (55h)	SE1_NOTCH_M21	SE1_NOTCH_M21 [15:0]																1000h
R86 (56h)	SE1_NOTCH_M30	SE1_NOTCH_M30 [15:0]																0000h
R87 (57h)	SE1_NOTCH_M31	SE1_NOTCH_M31 [15:0]																1000h
R88 (58h)	SE1_NOTCH_M40	SE1_NOTCH_M40 [15:0]																0000h
R89 (59h)	SE1_NOTCH_M41	SE1_NOTCH_M41 [15:0]																1000h
R90 (5Ah)	SE1_NOTCH_M50	SE1_NOTCH_M50 [15:0]																0000h
R91 (5Bh)	SE1_NOTCH_M51	SE1_NOTCH_M51 [15:0]																1000h
R92 (5Ch)	SE1_DF1_CONFIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SE1_D F1_R_ ENA	SE1_D F1_L_ ENA	0000h
R93 (5Dh)	SE1_DF1_L0	SE1_DF1_L0 [15:0]																1000h
R94 (5Eh)	SE1_DF1_L1	SE1_DF1_L1 [15:0]																0000h
R95 (5Fh)	SE1_DF1_L2	SE1_DF1_L2 [15:0]																0000h
R96 (60h)	SE1_DF1_R0	SE1_DF1_R0 [15:0]																1000h
R97 (61h)	SE1_DF1_R1	SE1_DF1_R1 [15:0]																0000h

REG	NAME	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	DEFAULT
R98 (62h)	SE1_DF1_R2	SE1_DF1_R2 [15:0]																0000h
R99 (63h)	SE2_HPF_CONFIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SE2_HPF_R_ENA	SE2_HPF_L_ENA	0000h
R100 (64h)	SE2_RETUNE_CONFIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SE2_RETUNE_R_ENA	SE2_RETUNE_L_ENA	0000h
R101 (65h)	SE2_RETUNE_C0	SE2_RETUNE_C0 [15:0]																1000h
R102 (66h)	SE2_RETUNE_C1	SE2_RETUNE_C1 [15:0]																0000h
R103 (67h)	SE2_RETUNE_C2	SE2_RETUNE_C2 [15:0]																0000h
R104 (68h)	SE2_RETUNE_C3	SE2_RETUNE_C3 [15:0]																0000h
R105 (69h)	SE2_RETUNE_C4	SE2_RETUNE_C4 [15:0]																0000h
R106 (6Ah)	SE2_RETUNE_C5	SE2_RETUNE_C5 [15:0]																0000h
R107 (6Bh)	SE2_RETUNE_C6	SE2_RETUNE_C6 [15:0]																0000h
R108 (6Ch)	SE2_RETUNE_C7	SE2_RETUNE_C7 [15:0]																0000h
R109 (6Dh)	SE2_RETUNE_C8	SE2_RETUNE_C8 [15:0]																0000h
R110 (6Eh)	SE2_RETUNE_C9	SE2_RETUNE_C9 [15:0]																0000h
R111 (6Fh)	SE2_RETUNE_C10	SE2_RETUNE_C10 [15:0]																0000h
R112 (70h)	SE2_RETUNE_C11	SE2_RETUNE_C11 [15:0]																0000h
R113 (71h)	SE2_RETUNE_C12	SE2_RETUNE_C12 [15:0]																0000h
R114 (72h)	SE2_RETUNE_C13	SE2_RETUNE_C13 [15:0]																0000h
R115 (73h)	SE2_RETUNE_C14	SE2_RETUNE_C14 [15:0]																0000h
R116 (74h)	SE2_RETUNE_C15	SE2_RETUNE_C15 [15:0]																0000h
R117 (75h)	SE2_RETUNE_C16	SE2_RETUNE_C16 [15:0]																0000h
R118 (76h)	SE2_RETUNE_C17	SE2_RETUNE_C17 [15:0]																0000h
R119 (77h)	SE2_RETUNE_C18	SE2_RETUNE_C18 [15:0]																0000h
R120 (78h)	SE2_RETUNE_C19	SE2_RETUNE_C19 [15:0]																0000h
R121 (79h)	SE2_RETUNE_C20	SE2_RETUNE_C20 [15:0]																0000h
R122 (7Ah)	SE2_RETUNE_C21	SE2_RETUNE_C21 [15:0]																0000h
R123 (7Bh)	SE2_RETUNE_C22	SE2_RETUNE_C22 [15:0]																0000h
R124 (7Ch)	SE2_RETUNE_C23	SE2_RETUNE_C23 [15:0]																0000h
R125 (7Dh)	SE2_RETUNE_C24	SE2_RETUNE_C24 [15:0]																0000h
R126 (7Eh)	SE2_RETUNE_C25	SE2_RETUNE_C25 [15:0]																0000h
R127 (7Fh)	SE2_RETUNE_C26	SE2_RETUNE_C26 [15:0]																0000h
R128 (80h)	SE2_RETUNE_C27	SE2_RETUNE_C27 [15:0]																0000h
R129 (81h)	SE2_RETUNE_C28	SE2_RETUNE_C28 [15:0]																0000h
R130 (82h)	SE2_RETUNE_C29	SE2_RETUNE_C29 [15:0]																0000h
R131 (83h)	SE2_RETUNE_C30	SE2_RETUNE_C30 [15:0]																0000h
R132 (84h)	SE2_RETUNE_C31	SE2_RETUNE_C31 [15:0]																0000h
R133 (85h)	SE2_5BEQ_CONFIG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SE2_5BEQ_L_ENA	0000h
R134 (86h)	SE2_5BEQ_L10G	0	0	0	SE2_5BEQ_L1G [4:0]						0	0	0	SE2_5BEQ_L0G [4:0]				0C0Ch
R135 (87h)	SE2_5BEQ_L32G	0	0	0	SE2_5BEQ_L3G [4:0]						0	0	0	SE2_5BEQ_L2G [4:0]				0C0Ch
R136 (88h)	SE2_5BEQ_L4G	0	0	0	0	0	0	0	0	0	0	SE2_5BEQ_L4G [4:0]				000Ch		
R137 (89h)	SE2_5BEQ_L0P	SE2_5BEQ_L0P [15:0]																00D8h
R138 (8Ah)	SE2_5BEQ_L0A	SE2_5BEQ_L0A [15:0]																0FCAh
R139 (8Bh)	SE2_5BEQ_L0B	SE2_5BEQ_L0B [15:0]																0400h
R140 (8Ch)	SE2_5BEQ_L1P	SE2_5BEQ_L1P [15:0]																01C5h
R141 (8Dh)	SE2_5BEQ_L1A	SE2_5BEQ_L1A [15:0]																1EB5h
R142 (8Eh)	SE2_5BEQ_L1B	SE2_5BEQ_L1B [15:0]																F145h
R143 (8Fh)	SE2_5BEQ_L1C	SE2_5BEQ_L1C [15:0]																0B75h

REG	NAME	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	DEFAULT
R144 (90h)	SE2_5BEQ_L2P	SE2_5BEQ_L2P [15:0]																0558h
R145 (91h)	SE2_5BEQ_L2A	SE2_5BEQ_L2A [15:0]																1C58h
R146 (92h)	SE2_5BEQ_L2B	SE2_5BEQ_L2B [15:0]																F373h
R147 (93h)	SE2_5BEQ_L2C	SE2_5BEQ_L2C [15:0]																0A54h
R148 (94h)	SE2_5BEQ_L3P	SE2_5BEQ_L3P [15:0]																1103h
R149 (95h)	SE2_5BEQ_L3A	SE2_5BEQ_L3A [15:0]																168Eh
R150 (96h)	SE2_5BEQ_L3B	SE2_5BEQ_L3B [15:0]																F829h
R151 (97h)	SE2_5BEQ_L3C	SE2_5BEQ_L3C [15:0]																07ADh
R152 (98h)	SE2_5BEQ_L4P	SE2_5BEQ_L4P [15:0]																4000h
R153 (99h)	SE2_5BEQ_L4A	SE2_5BEQ_L4A [15:0]																0564h
R154 (9Ah)	SE2_5BEQ_L4B	SE2_5BEQ_L4B [15:0]																0559h
R155 (9Bh)	SE2_5BEQ_R10G	0	0	0	SE2_5BEQ_R1G [4:0]				0	0	0	SE2_5BEQ_R0G [4:0]				0C0Ch		
R156 (9Ch)	SE2_5BEQ_R32G	0	0	0	SE2_5BEQ_R3G [4:0]				0	0	0	SE2_5BEQ_R2G [4:0]				0C0Ch		
R157 (9Dh)	SE2_5BEQ_R4G	0	0	0	0	0	0	0	0	0	0	SE2_5BEQ_R4G [4:0]				000Ch		
R158 (9Eh)	SE2_5BEQ_R0P	SE2_5BEQ_R0P [15:0]																00D8h
R159 (9Fh)	SE2_5BEQ_R0A	SE2_5BEQ_R0A [15:0]																0FCAh
R160 (A0h)	SE2_5BEQ_R0B	SE2_5BEQ_R0B [15:0]																0400h
R161 (A1h)	SE2_5BEQ_R1P	SE2_5BEQ_R1P [15:0]																01C5h
R162 (A2h)	SE2_5BEQ_R1A	SE2_5BEQ_R1A [15:0]																1EB5h
R163 (A3h)	SE2_5BEQ_R1B	SE2_5BEQ_R1B [15:0]																F145h
R164 (A4h)	SE2_5BEQ_R1C	SE2_5BEQ_R1C [15:0]																0B75h
R165 (A5h)	SE2_5BEQ_R2P	SE2_5BEQ_R2P [15:0]																0558h
R166 (A6h)	SE2_5BEQ_R2A	SE2_5BEQ_R2A [15:0]																1C58h
R167 (A7h)	SE2_5BEQ_R2B	SE2_5BEQ_R2B [15:0]																F373h
R168 (A8h)	SE2_5BEQ_R2C	SE2_5BEQ_R2C [15:0]																0A54h
R169 (A9h)	SE2_5BEQ_R3P	SE2_5BEQ_R3P [15:0]																1103h
R170 (AAh)	SE2_5BEQ_R3A	SE2_5BEQ_R3A [15:0]																168Eh
R171 (ABh)	SE2_5BEQ_R3B	SE2_5BEQ_R3B [15:0]																F829h
R172 (ACh)	SE2_5BEQ_R3C	SE2_5BEQ_R3C [15:0]																07ADh
R173 (ADh)	SE2_5BEQ_R4P	SE2_5BEQ_R4P [15:0]																4000h
R174 (AEh)	SE2_5BEQ_R4A	SE2_5BEQ_R4A [15:0]																0564h
R175 (AFh)	SE2_5BEQ_R4B	SE2_5BEQ_R4B [15:0]																0559h

REGISTER BITS BY ADDRESS

The complete register map is shown below. The detailed description can be found in the relevant text of the device description.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R0 (00h) Software Reset/Chip ID 1	15:0	SW_RESET [15:0]	0110_0010_0110_0100 0	Writing to this register resets all registers to their default state. Reading from this register will indicate device family ID 6264h.	

Register 00h Software Reset/Chip ID 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R1 (01h) Chip ID 2 (Read only)	3:0	CHIP_REV [3:0]	0000	Reading from this register will indicate the Revision ID (Read only).	

Register 01h Chip ID 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R2 (02h) Power management 1	12	INPGA_ENA	0	Input PGA Enable 0 = Disabled 1 = Enabled	
	11	ADCR_ENA	0	Right ADC Enable 0 = Disabled 1 = Enabled ADCR_ENA must be set to 1 when processing right channel data from the Digital Microphone.	
	10	ADCL_ENA	0	Left ADC Enable 0 = Disabled 1 = Enabled ADCL_ENA must be set to 1 when processing data from the ADC or Digital Microphone.	
	7	DMIC_ENA	0	Enables Digital Microphone mode 0 = Audio DSP input is from ADC 1 = Audio DSP input is from digital microphone interface When DMIC_ENA = 0, the Digital microphone clock (DMICCLK) is held low.	
	5	SPK_LOWVMID_ENA	0	Selects 0.9V midrail voltage for speaker output drivers 0 = Disabled 1 = Enabled This bit should be enabled if SPKVDD = 1.8V	
	4	MICB_ENA	0	Microphone Bias Enable 0 = Disabled 1 = Enabled	
	3	BIAS_ENA	0	Master Bias Enable 0 = Disabled 1 = Enabled	
	2	VMID_BUF_ENA	0	VMID Buffer Enable. (The buffered VMID may be applied to disabled input and output pins.) 0 = Disabled 1 = Enabled	
	1:0	VMID_SEL [1:0]	00	VMID Divider Enable and Select	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				00 = VMID disabled (for OFF mode) 01 = 2 x 50k divider (for normal operation) 10 = 2 x 250k divider (for low power standby) 11 = 2 x 5k divider (for fast start-up)	

Register 02h Power management 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R3 (03h) Power management 2	14	OUT_ENA	0	LINEOUT enable 0 = Disabled 1 = Enabled	
	12	SPK_PGA_ENA	0	Speaker PGA enable 0 = Disabled 1 = Enabled	
	11	SPKN_SPKVDD_ENA	0	SPKOUTN enable 0 = Disabled 1 = Enabled Note that SPKOUTN is also controlled by SPKN_OP_ENA. When powering down SPKOUTN, the SPKN_SPKVDD_ENA bit should be reset first.	
	10	SPKP_SPKVDD_ENA	0	SPKOUTP enable 0 = Disabled 1 = Enabled Note that SPKOUTP is also controlled by SPKP_OP_ENA. When powering down SPKOUTP, the SPKP_SPKVDD_ENA bit should be reset first	
	9	SPKN_OP_MUTE	1	SPKOUTN Output Mute 0 = Disable Mute 1 = Enable Mute	
	8	SPKP_OP_MUTE	1	SPKOUTP Output Mute 0 = Disable Mute 1 = Enable Mute	
	7	SPKN_OP_ENA	0	SPKOUTN enable 0 = Disabled 1 = Enabled Note that SPKOUTN is also controlled by SPKN_SPKVDD_ENA. When powering up SPKOUTN, the SPKN_OP_ENA bit should be enabled first.	
	6	SPKP_OP_ENA	0	SPKOUTP enable 0 = Disabled 1 = Enabled Note that SPKOUTP is also controlled by SPKP_SPKVDD_ENA. When powering up SPKOUTP, the SPKP_OP_ENA bit should be enabled first	
	4	SPK_MIX_MUTE	1	Speaker PGA Mixer Mute 0 = Disable Mute 1 = Enable Mute	
	2	SPK_MIX_ENA	0	Speaker output mixer enable 0 = Disabled 1 = Enabled	
	0	DAC_ENA	0	DAC Enable 0 = Disabled 1 = Enabled	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				DAC_ENA must be set to 1 when processing data from the DAC or Digital Bep Generator.	

Register 03h Power management 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R4 (04h) Audio Interface	15:14	DACDATA_PULL [1:0]	00	DACDAT pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved	
	13:12	FRAME_PULL [1:0]	00	LRCLK pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved	
	11:10	BCLK_PULL [1:0]	00	BCLK pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved	
	9	ADCR_SRC	1	Right Digital Audio interface source 0 = Left ADC data is output on right channel 1 = Right ADC data is output on right channel	
	8	ADCL_SRC	0	Left Digital Audio interface source 0 = Left ADC data is output on left channel 1 = Right ADC data is output on left channel	
	6	DAC_SRC	0	DAC Data Source Select 0 = DAC outputs left channel interface data 1 = DAC outputs right channel interface data	
	5	BCLK_INV	0	BCLK Invert 0 = BCLK not inverted 1 = BCLK inverted	
	4	LRCLK_INV	0	LRCLK Polarity / DSP Mode A-B select. Left and I2S modes – LRCLK polarity 0 = Not Inverted 1 = Inverted DSP Mode – Mode A-B select 0 = MSB is available on 2nd BCLK rising edge after LRCLK rising edge (mode A) 1 = MSB is available on 1st BCLK rising edge after LRCLK rising edge (mode B)	
	3:2	WL [1:0]	10	Digital Audio Interface Word Length 00 = 16 bits 01 = 20 bits 10 = 24 bits 11 = 32 bits Note - see “Companding” for the selection of 8-bit mode.	
	1:0	FMT [1:0]	10	Digital Audio Interface Format 00 = Reserved	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				01 = Left Justified 10 = I2S format 11 = DSP/PCM mode	

Register 04h Audio Interface

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R5 (05h) Companding control	15	ADC_DAC_LOOPBACK		Digital Audio Interface Loopback Function 0 = No loopback 1 = Loopback enabled (ADC data is fed directly into DAC data input).	
	5	LOOPBACK	0	Digital Loopback Function 0 = No loopback 1 = Loopback enabled (DACDAT input is fed through the DSP Core to the ADCDAT output).	
	3	DAC_COMP	0	DAC Companding Enable 0 = Disabled 1 = Enabled	
	2	DAC_COMPMODE	0	DAC Companding Mode 0 = μ -law 1 = A-law	
	1	ADC_COMP	0	ADC Companding Enable 0 = Disabled 1 = Enabled	
	0	ADC_COMPMODE	0	ADC Companding Mode 0 = μ -law 1 = A-law	

Register 05h Companding control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R6 (06h) Clock Gen control	15	OSC_CLK_ENA	0	Oscillator Enable 0 = Disabled 1 = Enabled This needs to be set when a timeout clock is required for GPIO input detection	
	14:13	MCLK_PULL [1:0]	00	MCLK pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved	
	12	CLKOUT_SEL	0	CLKOUT Source Select 0 = SYSCLK 1 = FLL or MCLK (set by SYSCLK_SRC register)	
	11:10	CLKOUT_DIV [1:0]	00	CLKOUT Clock divider 00 = divide by 1 01 = divide by 2 10 = divide by 4 11 = divide by 8	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	9	SYSCLK_ENA	0	SYSCLK Enable 0 = Disabled 1 = Enabled	
	8	SYSCLK_SRC	1	SYSCLK Source Select 0 = MCLK 1 = FLL output	
	7:5	SYSCLK_DIV [2:0]	000	SYSCLK Clock divider (Sets the scaling for either the MCLK or FLL clock output, depending on SYSCLK_SRC) 000 = divide by 1 001 = divide by 1.5 010 = divide by 2 011 = divide by 3 100 = divide by 4 101 = divide by 6 110 = divide by 8 111 = divide by 12	
	4	TOCLK_ENA	0	TOCLK Enabled (Enables timeout clock for GPIO level detection) 0 = Disabled 1 = Enabled	
	3:1	BCLK_DIV [2:0]	011	BCLK Frequency (Master mode) 000 = SYSCLK 001 = SYSCLK / 2 010 = SYSCLK / 4 011 = SYSCLK / 8 100 = SYSCLK / 16 101 = SYSCLK / 32 110 = reserved 111 = reserved	
	0	MSTR	0	Digital Audio Interface Mode select 0 = Slave mode 1 = Master mode	

Register 06h Clock Gen control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
.R7 (07h) Additional control	15	SYSCLK_RATE	1	Selects the SYSCLK / fs ratio 0 = SYSCLK = 256 x fs 1 = SYSCLK = 512 x fs	
	11	VMID_FAST_START	0	VMID (fast-start) Enable 0 = Disabled 1 = Enabled	
	10	VMID_REF_SEL	0	VMID Source Select 0 = LDO supply (LDOVDD) 1 = LDO output (LDOVOUT)	
	9	VMID_CTRL	0	VMID Ratio control Sets the ratio of VMID to the source selected by VMID_REF_SEL 0 = 5/11 1 = 1/2	
	8	STARTUP_	0	Start-Up Bias Enable	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
		BIAS_ENA		0 = Disabled 1 = Enabled	
	7	BIAS_SRC	0	Bias Source select 0 = Master bias 1 = Start-Up bias	
	6:5	VMID_RAMP [1:0]	00	VMID soft start enable / slew rate control 00 = Disabled 01 = Fast soft start 10 = Normal soft start 11 = Slow soft start	
	4	VMID_ENA	0	VMID Enable 0 = Disabled 1 = Enabled	
	3:0	SR [3:0]	1101	Audio Sample Rate select 0011 = 8kHz 0100 = 11.025kHz 0101 = 12kHz 0111 = 16kHz 1000 = 22.05kHz 1001 = 24kHz 1011 = 32kHz 1100 = 44.1kHz 1101 = 48kHz	

Register 07h Additional control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R8 (08h) FLL Control 1	12:11	FLL_CLK_REF_DIV [1:0]	00	FLL Clock Reference Divider 00 = MCLK / 1 01 = MCLK / 2 10 = MCLK / 4 11 = MCLK / 8 MCLK (or other input reference) must be divided down to <=13.5MHz. For lower power operation, the reference clock can be divided down further if desired.	
	10:8	FLL_OUTDIV [2:0]	001	FOUT clock divider 000 = 2 001 = 4 010 = 8 011 = 16 100 = 32 101 = 64 110 = 6 111 = 12 (FOUT = FVCO / FLL_OUTDIV)	
	7:5	FLL_CTRL_RATE [2:0]	000	Frequency of the FLL control block 000 = FVCO / 1 (Recommended value) 001 = FVCO / 2 010 = FVCO / 3	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				011 = FVCO / 4 100 = FVCO / 5 101 = FVCO / 6 110 = FVCO / 7 111 = FVCO / 8 Recommended that this register is not changed from default.	
	4:2	FLL_FRATIO [2:0]	000	FVCO clock divider 000 = 1 001 = 2 010 = 4 011 = 8 1XX = 16 000 recommended for FREF > 1MHz 100 recommended for FREF < 16kHz 011 recommended for all other cases	
	1	FLL_FRAC	1	Fractional enable 0 = Integer Mode 1 = Fractional Mode Integer mode offers reduced power consumption. Fractional mode offers best FLL performance, provided also that N.K is a non-integer value.	
	0	FLL_ENA	0	FLL Enable 0 = Disabled 1 = Enabled	

Register 08h FLL Control 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R9 (09h) FLL Control 2	15:0	FLL_K [15:0]	0011_0001_0010_0111	Fractional multiply for FREF (MSB = 0.5)	

Register 09h FLL Control 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R10 (0Ah) FLL Control 3	14:5	FLL_N [9:0]	00_0000_1000	Integer multiply for FREF (LSB = 1)	
	3:0	FLL_GAIN [3:0]	0000	Gain applied to error 0000 = x 1 (Recommended value) 0001 = x 2 0010 = x 4 0011 = x 8 0100 = x 16 0101 = x 32 0110 = x 64 0111 = x 128 1000 = x 256	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				Recommended that this register is not changed from default.	

Register 0Ah FLL Control 3

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R11 (0Bh) GPIO Config	0	MODE_GPIO	0	CIFMODE/GPIO2 pin configuration 0 = Pin configured as CIFMODE 1 = Pin configured as GPIO2 Note - when this bit is set to 1, it is latched and cannot be reset until Power-Off or Software Reset.	

Register 0Bh GPIO Config

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R13 (0Dh) GPIO1 Control	15	GP1_DIR	1	GPIO1 Pin Direction 0 = Output 1 = Input	
	14:13	GP1_PULL [1:0]	00	GPIO1 pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved	
	12	GP1_INT_MODE	0	GPIO1 Interrupt Mode 0 = GPIO interrupt is rising edge triggered (if GP1_POL=0) or falling edge triggered (if GP1_POL =1) 1 = GPIO interrupt is triggered on rising and falling edges	
	10	GP1_POL	0	GPIO1 Polarity Select 0 = Non-inverted 1 = Inverted	
	5	GP1_LVL	0	GPIO1 level. Write to this bit to set a GPIO output. Read from this bit to read GPIO input level. When GP1_POL is set, the register contains the opposite logic level to the external pin.	
	3:0	GP1_FN [3:0]	0000	GPIO1 Pin Function 0000 = Logic Level Input 0001 = Edge Detection Input 0010 = CLKOUT output 0011 = Interupt (IRQ) output 0100 = Reserved 0101 = Reserved 0110 = Reserved 0111 = Temperature flag output 1000 = Reserved 1001 = DMICCLK output 1010 = Logic Level output 1011 = LDO_UV output 1100 = Reserved 1101 = Reserved 1110 = Reserved 1111 = Reserved	Table 62

Register 0Dh GPIO1 Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R14 (0Eh) GPIO2 Control	15	GP2_DIR	1	GPIO2 Pin Direction 0 = Output 1 = Input	
	14:13	GP2_PULL [1:0]	10	GPIO2 pull-up / pull-down Enable 00 = no pull-up or pull-down 01 = pull-down 10 = pull-up 11 = reserved	
	12	GP2_INT_MODE	0	GPIO2 Interrupt Mode 0 = GPIO interrupt is rising edge triggered (if GP2_POL=0) or falling edge triggered (if GP2_POL =1) 1 = GPIO interrupt is triggered on rising and falling edges	
	10	GP2_POL	0	GPIO2 Polarity Select 0 = Non-inverted 1 = Inverted	
	5	GP2_LVL	0	GPIO2 level. Write to this bit to set a GPIO output. Read from this bit to read GPIO input level. When GP2_POL is set, the register contains the opposite logic level to the external pin.	
	3:0	GP2_FN [3:0]	0000	GPIO2 Pin Function 0000 = Logic Level Input 0001 = Edge Detection Input 0010 = CLKOUT output 0011 = Interrupt (IRQ) output 0100 = Reserved 0101 = Reserved 0110 = Reserved 0111 = Temperature flag output 1000 = Reserved 1001 = DMICCLK output 1010 = Logic Level output 1011 = LDO_UV output 1100 = Reserved 1101 = Reserved 1110 = Reserved 1111 = Reserved	Table 62

Register 0Eh GPIO2 Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R16 (10h) System Interrupts (Read only)	15	TEMP_INT	0	Thermal Interrupt status (Read only) 0 = Thermal interrupt not set 1 = Thermal interrupt set This bit is latched when set; it is cleared when the register is Read.	
	13	GP2_INT	0	GPIO2 Interrupt status (Read only) 0 = GPIO2 interrupt not set 1 = GPIO2 interrupt set This bit is latched when set; it is cleared when the register	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				is Read.	
	12	GP1_INT	0	GPIO1 Interrupt status (Read only) 0 = GPIO1 interrupt not set 1 = GPIO1 interrupt set This bit is latched when set; it is cleared when the register is Read.	
	0	LDO_UV_INT	0	LDO Undervoltage Interrupt (Read only) 0 = LDO Undervoltage interrupt not set 1 = LDO Undervoltage interrupt set This bit is latched when set; it is cleared when the register is Read.	

Register 10h System Interrupts

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R17 (11h) Status Flags (Read only)	15	TEMP_STS	0	Thermal Sensor status (Read only) 0 = Normal 1 = Overtemperature	
	0	LDO_UV_STS	0	LDO Undervoltage status (Read only) 0 = Normal 1 = Undervoltage	

Register 11h Status Flags

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R18 (12h) IRQ Config	0	IM_IRQ	1	IRQ (GPIO output) Mask 0 = Normal 1 = IRQ output is masked	

Register 12h IRQ Config

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R19 (13h) System Interrupts Mask	15	IM_TEMP_INT	0	Interrupt mask for thermal status 0 = Not masked 1 = Masked	
	13	IM_GP2_INT	0	Interrupt mask for GPIO2 0 = Not masked 1 = Masked	
	12	IM_GP1_INT	0	Interrupt mask for GPIO1 0 = Not masked 1 = Masked	
	0	IM_LDO_UV_INT	0	Interrupt mask for LDO Undervoltage status 0 = Not masked 1 = Masked	

Register 13h System Interrupts Mask

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R20 (14h)	2	SPI_OD	0	Selects CMOS or Open-Drain output (in 3-wire mode only)	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
Control Interface				0 = SDA is normal push CMOS 1 = SDA is Open-Drain	
	0	AUTO_INC	1	Enables address auto-increment (applies to 2-wire / I2C mode only) 0 = Disabled 1 = Enabled	

Register 14h Control Interface

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R21 (15h) DAC Control 1	4	DAC_AUTOMUTE	1	DAC Auto-Mute Control 0 = Disabled 1 = Enabled	
	0	DAC_DATINV	0	DAC Data Invert 0 = DAC output not inverted 1 = DAC output inverted	

Register 15h DAC Control 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R22 (16h) DAC Control 2	4	DAC_VOL_RAMP	1	DAC Volume Ramp control 0 = Disabled 1 = Enabled	
	0	DAC_SB_FLT	0	Selects DAC filter characteristics 0 = Normal mode 1 = Sloping stopband mode	

Register 16h DAC Control 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R23 (17h) DAC digital Vol	8	DAC_MUTE	1	DAC Digital Mute 0 = Disable Mute 1 = Enable Mute	
	7:0	DAC_VOL [7:0]	1100_0000	DAC Digital Volume 0000_0000 = mute 0000_0001 = -71.625dB 0000_0010 = -71.250dB ... 1100_0000 = 0dB ... 1111_1111 = +23.625dB	Table 27

Register 17h Left DAC digital Vol

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R25 (19h) ADC Control 1	8	ADC_MUTEALL	1	ADC Digital Mute for All Channels 0 = Disable Mute 1 = Enable Mute on all channels	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	1	ADCR_DATINV	0	Right ADC Data Invert 0 = Right ADC output not inverted 1 = Right ADC output inverted	
	0	ADCL_DATINV	0	Left ADC Data Invert 0 = ADC output not inverted 1 = ADC output inverted	

Register 19h ADC Control 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R26 (1Ah) ADC Control 2	6	ADC_HPF_MODE	0	Sets the ADC HPF response (1 st or 2 nd order). 0 = Audio mode (1 st order) 1 = Application mode (2 nd order)	
	5:4	ADC_HPF_SR [1:0]	10	ADC HPF sample frequency range 00 = 8kHz to 12kHz 01 = 16kHz to 24kHz 10 = 32kHz to 48kHz 11 = 88kHz to 96kHz	
	3:1	ADC_HPF_CUT [2:0]	000	High pass filter configuration. See Table 11 for cut-off frequencies at all supported sample rates.	Table 11
	0	ADC_HPF	1	ADC Digital High Pass Filter Enable 0 = Disabled 1 = Enabled	

Register 1Ah ADC Control 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R27 (1Bh) Left ADC Digital Vol	12	ADC_VU	0	ADC Volume Update Writing a 1 to this bit enables the Left ADC volume to be updated	
	8	ADCL_MUTE	0	Left ADC Digital Mute 0 = Disable Mute 1 = Enable Mute	
	7:0	ADCL_VOL [7:0]	1100_0000	Left ADC Digital Volume 0000_0000 = mute 0000_0001 = -71.625dB 0000_0010 = -71.250dB ... 1100_0000 = 0dB ... 1111_1111 = +23.625dB	Table 9

Register 1Bh Left ADC Digital Vol

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R28 (1Ch) Right ADC	12	ADC_VU	0	ADC Volume Update Writing a 1 to this bit will cause Left and Right ADC volume	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
Digital Vol				to be updated simultaneously	
	8	ADCR_MUTE	0	Right ADC Digital Mute 0 = Disable Mute 1 = Enable Mute	
	7:0	ADCR_VOL [7:0]	1100_0000	Right ADC Digital Volume 0000_0000 = mute 0000_0001 = -71.625dB 0000_0010 = -71.250dB ... 1100_0000 = 0dB ... 1111_1111 = +23.625dB	Table 9

Register 1Ch Right ADC Digital Vol

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R29 (1Dh) DRC Control 1	8	DRC_NG_ENA	0	DRC Noise Gate Enable 0 = Disabled 1 = Enabled	
	7	DRC_ENA	0	DRC Enable 0 = Disabled 1 = Enabled	
	2	DRC_QR	1	DRC Quick-release Enable 0 = Disabled 1 = Enabled	
	1	DRC_ANTI_CLIP	1	DRC Anti-clip Enable 0 = Disabled 1 = Enabled	

Register 1Dh DRC Control 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R30 (1Eh) DRC Control 2	12:9	DRC_NG_MINGAIN [3:0]	0110	Minimum gain the DRC can use to attenuate audio signals when the noise gate is active. 0000 = -36dB 0001 = -30dB 0010 = -24dB 0011 = -18dB 0100 = -12dB 0101 = -6dB 0110 = 0dB 0111 = 6dB 1000 = 12dB 1001 = 18dB 1010 = 24dB 1011 = 30dB 1100 = 36dB 1101 to 1111 = Reserved	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	4:2	DRC_MINGAIN [2:0]	001	Minimum gain the DRC can use to attenuate audio signals 000 = 0dB 001 = -12dB (default) 010 = -18dB 011 = -24dB 100 = -36dB 101 = Reserved 11X = Reserved	
	1:0	DRC_MAXGAIN [1:0]	01	Maximum gain the DRC can use to boost audio signals (dB) 00 = 12dB 01 = 18dB 10 = 24dB 11 = 36dB	

Register 1Eh DRC Control 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R31 (1Fh) DRC Control 3	7:4	DRC_ATK [3:0]	0100	Attack rate relative to the input signal (seconds/6dB) 0000 = Reserved 0001 = 181us 0010 = 363us 0011 = 726us 0100 = 1.45ms 0101 = 2.9ms 0110 = 5.8ms 0111 = 11.6ms 1000 = 23.2ms 1001 = 46.4ms 1010 = 92.8ms 1011 = 185.6ms 1100-1111 = Reserved	
	3:0	DRC_DCY [3:0]	0010	Decay rate relative to the input signal (seconds/6dB) 0000 = 186ms 0001 = 372ms 0010 = 743ms 0011 = 1.49s 0100 = 2.97s 0101 = 5.94s 0110 = 11.89s 0111 = 23.78s 1000 = 47.56s 1001-1111 = Reserved	

Register 1Fh DRC Control 3

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R32 (20h) DRC Control 4	12:8	DRC_KNEE2_IP [4:0]	0_0000	Input signal level at the Noise Gate threshold 'Knee2'. 00000 = -36dB 00001 = -37.5dB 00010 = -39dB	Table 18

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				... (-1.5dB steps) 11110 = -81dB 11111 = -82.5dB Only applicable when DRC_NG_ENA = 1.	
	7:2	DRC_KNEE_IP [5:0]	00_0000	Input signal level at the Compressor 'Knee'. 000000 = 0dB 000001 = -0.75dB 000010 = -1.5dB ... (-0.75dB steps) 111100 = -45dB 111101 = Reserved 11111X = Reserved	Table 18

Register 20h DRC Control 4

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R33 (21h) DRC Control 5	13	DRC_KNEE2_O P_ENA	0	DRC_KNEE2_OP Enable 0 = Disabled 1 = Enabled	
	12:8	DRC_KNEE2_O P [4:0]	0_0000	Output signal at the Noise Gate threshold 'Knee2'. 00000 = -30dB 00001 = -31.5dB 00010 = -33dB ... (-1.5dB steps) 11110 = -75dB 11111 = -76.5dB Only applicable when DRC_KNEE2_OP_ENA = 1.	Table 18
	7:3	DRC_KNEE_OP [4:0]	0_0000	Output signal at the Compressor 'Knee'. 00000 = 0dB 00001 = -0.75dB 00010 = -1.5dB ... (-0.75dB steps) 11110 = -22.5dB 11111 = Reserved	Table 18
	2:0	DRC_HI_COMP [2:0]	011	Compressor slope (upper region) 000 = 1 (no compression) 001 = 1/2 010 = 1/4 011 = 1/8 100 = 1/16 101 = 0 110 = Reserved 111 = Reserved	

Register 21h DRC Control 5

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R34 (22h) DRC Control 6	3:2	DRC_QR_THR [1:0]	00	DRC Quick-release threshold (crest factor in dB) 00 = 12dB 01 = 18dB	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				10 = 24dB 11 = 30dB	
	1:0	DRC_QR_DCY [1:0]	00	DRC Quick-release decay rate (seconds/6dB) 00 = 0.725ms 01 = 1.45ms 10 = 5.8ms 11 = reserved	

Register 22h DRC Control 6

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R35 (23h) DRC Control 7	9:8	DRC_NG_EXP [1:0]	00	Noise Gate slope 00 = 1 (no expansion) 01 = 2 10 = 4 11 = 8	
	7:5	DRC_LO_COM P [2:0]	000	Compressor slope (lower region) 000 = 1 (no compression) 001 = 1/2 010 = 1/4 011 = 1/8 100 = 0 101 = Reserved 11X = Reserved	
	4:0	DRC_INIT	00000	Initial value at DRC startup 00000 = 0dB 00001 = -3.75dB ... (-3.75dB steps) 11111 = -116.25dB	

Register 23h DRC Control 7

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R36 (24h) DRC Status (Read only)	15:0	DRC_GAIN [15:0]	0000_0000 _0000_0000 0	DRC Gain value (Read only). This is the DRC gain, expressed as a voltage multiplier. Fixed point coding, MSB = 64. The first 7 bits are the integer portion; the remaining bits are the fractional part.	

Register 24h DRC Status

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R37 (25h) Beep Control 1	6:3	BEEP_GAIN [3:0]	0000	Digital Beep Volume Control 0000 = mute 0001 = -83dB 0010 = -77dB ... (6dB steps) 1111 = +1dB	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	2:1	BEEP_RATE [1:0]	01	Beep Waveform Control 00 = Reserved 01 = 1kHz 10 = 2kHz 11 = 4kHz	
	0	BEEP_ENA	0	Digital Beep Enable 0 = Disabled 1 = Enabled Note that the DAC and associated signal path needs to be enabled when using the digital beep.	

Register 25h Beep Control 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R38 (26h) Video Buffer	7	VB_ENA	0	Video buffer enable 0 = Disabled 1 = Enabled	
	6	VB_QBOOST	0	Video buffer filter Q-Boost control 0 = Disabled 1 = Enabled	
	5	VB_GAIN	0	Video buffer gain 0 = 0dB (=6dB unloaded) 1 = 6dB (=12dB unloaded)	
	4:2	VB_DISOFF [2:0]	111	Video buffer DC offset control 000 = Reserved 001 = 40mV offset 010 = Reserved 011 = 20mV offset 100 = Reserved 101 = Reserved 110 = Reserved 111 = 0mV offset Note - the specified offset applies to the 0dB gain setting (VB_GAIN=0). When 6dB gain is selected, the DC offset is doubled.	
	1	VB_PD	0	Video buffer pull-down 0 = pull-down disabled 1 = pull-down enabled	
	0	VB_CLAMP	0	Enable the clamp between the video input and ground 0 = no clamp 1 = Video buffer input is clamped to ground	

Register 26h Video Buffer

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R39 (27h) Input ctrl	9	AUX_TO_N_INPGA	0	Input PGA Inverting Input Select 0 = Connected to VMID 1 = Connected to AUX	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	6	MICB_LVL	0	Microphone Bias Voltage control 0 = 0.9 x LDOVOUT 1 = 0.65 x LDOVOUT	
	1:0	P_PGA_SEL [1:0]	01	Input PGA Non-Inverting Input Select 00 = Reserved 01 = Connected to IN1/DMICDAT 10 = Connected to AUX 11 = Reserved	

Register 27h Input ctrl

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R40 (28h) Input PGA gain ctrl	7	INPGA_ZC	0	Input PGA Zero Cross Detector 0 = Change gain immediately 1 = Change gain on zero cross only	
	6	INPGA_MUTE	1	Input PGA Mute 0 = Disable Mute 1 = Enable Mute	
	5:0	INPGA_VOL [5:0]	01_0000	Input PGA Volume 00_0000 = -12dB 00_0001 = -11.25dB ... 01_0000 = 0dB ... 11_1111 = +35.25	Table 5

Register 28h Input PGA gain ctrl

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R42 (2Ah) Output ctrl	15	THERR_ACT	1	Thermal Shutdown enable 0 = Disabled 1 = Enabled When THERR_ACT = 1, then an over temperature condition will cause the speaker outputs to be disabled.	
	13	SPKN_VMID_O P_ENA	0	Buffered VMID to SPKOUTN Enable 0 = Disabled 1 = Enabled	
	12	SPKP_VMID_O P_ENA	0	Buffered VMID to SPKOUTP Enable 0 = Disabled 1 = Enabled	
	10	LINE_VMID_OP_ENA	0	Buffered VMID to LINEOUT Enable 0 = Disabled 1 = Enabled	
	8	LINE_MUTE	1	LINEOUT Output Mute 0 = Disable Mute 1 = Enable Mute	
	7	SPKN_DISCH	0	Discharges SPKOUTN output via approx 550 ohm resistor 0 = Not active 1 = Actively discharging SPKOUTN	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	6	SPKP_DISCH	0	Discharges SPKOUTP output via approx 550 ohm resistor 0 = Not active 1 = Actively discharging SPKOUTP	
	4	LINE_DISCH	0	Discharges LINEOUT output via approx 550 ohm resistor 0 = Not active 1 = Actively discharging LINEOUT	
	1	SPK_VROI	0	Buffered VREF to SPKOUTP / SPKOUTN resistance (Disabled outputs) 0 = approx 20k ohms 1 = approx 1k4 ohms	
	0	LINE_VROI	0	Buffered VREF to LINEOUT resistance (Disabled output) 0 = approx 20k ohms 1 = approx 1k1 ohms	

Register 2Ah Output ctrl

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R43 (2Bh) SPK mixer control1	10	AUXDIFF_TO_PGA	0	Differential AUX/IN1 to Speaker PGA Mixer select 0 = Disabled 1 = Enabled	
	9	IN1_TO_PGA	0	IN1 to Speaker PGA Mixer select 0 = Disabled 1 = Enabled	
	8	AUX_TO_SPKP	0	AUX to SPKOUTP select 0 = Disabled 1 = Enabled	
	7	PGA_TO_SPKP	0	Speaker PGA Mixer to SPKOUTP select 0 = Disabled 1 = Enabled	
	6	BYP_TO_PGA	0	Input PGA (ADC bypass) to Speaker PGA Mixer select 0 = Disabled 1 = Enabled	
	5	MDAC_TO_PGA	0	Inverted DAC to Speaker PGA Mixer select 0 = Disabled 1 = Enabled	
	3	DAC_TO_PGA	0	DAC to Speaker PGA Mixer select 0 = Disabled 1 = Enabled	
	0	AUX_TO_PGA	0	AUX to Speaker PGA Mixer select 0 = Disabled 1 = Enabled	

Register 2Bh SPK mixer control1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R44 (2Ch) SPK mixer control2	9	IN1_TO_SPKN	0	IN1 to SPKOUTN select 0 = Disabled 1 = Enabled	
	7	PGA_TO_SPKN	0	Speaker PGA Mixer to SPKOUTN select 0 = Disabled 1 = Enabled	

Register 2Ch SPK mixer control2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R45 (2Dh) SPK mixer control3	10	AUXDIFF_TO_PGA_ATTEN	0	Differential AUX/IN1 to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation	
	9	IN1_TO_PGA_ATTEN	0	IN1 to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation	
	8	AUX_TO_SPKP_ATTEN	0	AUX to SPKOUTP attenuation 0 = 0dB 1 = -6dB attenuation	
	7	PGA_TO_SPKP_ATTEN	0	Speaker PGA Mixer to SPKOUTP attenuation 0 = 0dB 1 = -6dB attenuation	
	6	BYP_TO_PGA_ATTEN	0	Input PGA (ADC bypass) to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation	
	3	DAC_TO_PGA_ATTEN	0	DAC to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation	
	0	AUX_TO_PGA_ATTEN	0	AUX to Speaker PGA Mixer attenuation 0 = 0dB 1 = -6dB attenuation	

Register 2Dh SPK mixer control3

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R46 (2Eh) SPK mixer control4	9	IN1_TO_SPKN_ATTEN	0	IN1 to SPKOUTN attenuation 0 = 0dB 1 = -6dB attenuation	
	7	PGA_TO_SPKN_ATTEN	0	Speaker PGA Mixer to SPKOUTN attenuation 0 = 0dB 1 = -6dB attenuation	

Register 2Eh SPK mixer control4

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R47 (2Fh) SPK volume ctrl	7	SPK_ZC	0	Speaker PGA Zero Cross Detector 0 = Change gain immediately 1 = Change gain on zero cross only	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	6	SPK_PGA_MUTE	1	Speaker PGA Mute 0 = Disable Mute 1 = Enable Mute	
	5:0	SPK_VOL [5:0]	11_1001	Speaker PGA Volume 00_0000 = -57dB gain 00_0001 = -56dB ... 11_1001 = 0dB ... 11_1111 = +6dB	Table 35

Register 2Fh SPK volume ctrl

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R49 (31h) Line mixer control 1	10	AUXDIFF_TO_OUT	0	Differential AUX/IN1 to Line Output Mixer select 0 = Disabled 1 = Enabled	
	9	IN1_TO_OUT	0	IN1 to Line Output Mixer select 0 = Disabled 1 = Enabled	
	6	BYP_TO_OUT	0	Input PGA (ADC bypass) to Line Output Mixer select 0 = Disabled 1 = Enabled	
	5	MDAC_TO_OUT	0	Inverted DAC to Line Output Mixer select 0 = Disabled 1 = Enabled	
	3	DAC_TO_OUT	0	DAC to Line Output Mixer select 0 = Disabled 1 = Enabled	
	0	AUX_TO_OUT	0	AUX to Line Output Mixer select 0 = Disabled 1 = Enabled	

Register 31h Line mixer control 1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R51 (33h) Line mixer control 2	10	AUXDIFF_TO_OUT_ATTEN	0	Differential AUX/IN1 to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation	
	9	IN1_TO_OUT_ATTEN	0	IN1 to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation	
	6	BYP_TO_OUT_ATTEN	0	Input PGA (ADC bypass) to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation	
	3	DAC_TO_OUT_ATTEN	0	DAC to Line Output Mixer attenuation 0 = 0dB 1 = -6dB attenuation	
	0	AUX_TO_OUT_ATTEN	0	AUX to Line Output Mixer attenuation 0 = 0dB	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				1 = -6dB attenuation	

Register 33h Line mixer control 2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R53 (35h) LDO	15	LDO_ENA	0	LDO Enable 0 = Disabled 1 = Enabled	
	14	LDO_REF_SEL_FAST	0	LDO Voltage reference select 0 = VMID (normal) 1 = VMID (fast start) This field is only effective when LDO_REF_SEL = 0	
	13	LDO_REF_SEL	0	LDO Voltage reference select 0 = VMID 1 = Bandgap	
	12	LDO_OPFLT	0	LDO Output float 0 = Disabled (Output discharged when disabled) 1 = Enabled (Output floats when disabled)	
	5	LDO_BIAS_SRC	0	Bias Source select 0 = Master Bias 1 = Start-Up Bias (Fast)	
	4:0	LDO_VSEL [4:0]	0_0111	LDO Voltage select (Sets the LDO output as a ratio of the selected voltage reference. The voltage reference is set by LDO_REF_SEL.) 00111 = Vref x 1.97 (default)	Table 38

Register 35h LDO

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R54 (36h) Bandgap	15	BG_ENA	0	Bandgap Reference Control 0 = Disabled 1 = Enabled	
	4:0	BG_VSEL [4:0]	0_1010	Bandgap Voltage select (Sets the Bnadgap voltage) 00000 = 1.200V ... 26.7mV steps 01010 = 1.467V (default) ... 01111 = 1.600V 10000 to 11111 = reserved	Table 38

Register 36h Bandgap

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R64 (40h) SE Config Selection	3:0	SE_CONFIG [3:0]	0000	DSP Configuration Mode select 0000 = Record mode 0001 = Playback mode 0010 = DSP General mode 1 0011 = DSP General mode 2	

Register 40h SE Config Selection

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R65 (41h) SE1_LHPF_CONFIG	5	SE1_LHPF_R_SIGN	0	SE1_LHPF_R_SIGN 0 : sum internal result (LPF) 1 : sub internal result (HPF)	
	4	SE1_LHPF_L_SIGN	0	SE1_LHPF_L_SIGN 0 : sum internal result (LPF) 1 : sub internal result (HPF)	
	1	SE1_LHPF_R_ENA	0	SE1 Right channel low-pass / high-pass filter enable 0 = Disabled 1 = Enabled	
	0	SE1_LHPF_L_ENA	0	SE1 Left channel low-pass / high-pass filter enable 0 = Disabled 1 = Enabled	

Register 41h SE1_LHPF_CONFIG

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R66 (42h) SE1_LHPF	15:0	SE1_LHPF_L [15:0]	0000_0000_0000_0000	SE1_LHPF left coefficient	

Register 42h SE1_LHPF

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R67 (43h) SE1_LHPF_R	15:0	SE1_LHPF_R [15:0]	0000_0000_0000_0000	SE1_LHPF right channel coefficient	

Register 43h SE1_LHPF_R

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R68 (44h) SE1_3D_CONFIG	9	SE1_3D_R_SIGN	0	SE1_3D_R_SIGN 0 : add cross path values 1 : sub cross path values	
	8	SE1_3D_L_SIGN	0	SE1_3D_L_SIGN 0 : add cross path values 1 : sub cross path values	
	7	SE1_3D_LHPF_R_ENA	0	SE1_3D_LHPF_R_ENA : 0 : R channel disabled (bypass coeffs applied) 1 : R channel enabled (bank coeffs applied)	
	6	SE1_3D_LHPF_L_ENA	0	SE1_3D_LHPF_L_ENA : 0 : L channel disabled (bypass coeffs applied) 1 : L channel enabled (bank coeffs applied)	
	5	SE1_3D_R_LHPF_SIGN	0	SE1_3D_R_LHPF_SIGN 0 : sum internal result (LPF) 1 : sub internal result (HPF)	
	4	SE1_3D_L_LHPF_SIGN	0	SE1_3D_L_LHPF_SIGN 0 : sum internal result (LPF)	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				1 : sub internal result (HPF)	
	1	SE1_3D_R_ENA	0	SE1 Right channel 3D stereo enhancement filter enable 0 = Disabled 1 = Enabled	
	0	SE1_3D_L_ENA	0	SE1 Left channel 3D stereo enhancement filter enable 0 = Disabled 1 = Enabled	

Register 44h SE1_3D_CONFIG

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R69 (45h) SE1_3D_L	13:11	SE1_3D_L_DELAY [2:0]	000	Sets the number of delay samples: 0000 = 0 0001 = 1 0010 = 2 0011 = 3 0100 = 4	
	10:8	SE1_3D_L_CUTOFF [2:0]	100	Cut Off Frequency 0000 = 50Hz 0001 = 100Hz 0010 = 200Hz 0011 = 400 Hz 0100 = 1KHz 0101 = 2KHz 0110 = 4KHz 0111 = 10KHz 1000 to 1111 = reserved	
	7:4	SE1_3D_L_CGAIN [3:0]	0000	SE1 3D Left Channel cross gain setting 0000 = -12dB 0001 = -10.5db 1000= 0dB 1001 to 1111 = reserved	
	3:0	SE1_3D_L_FGAIN [3:0]	1000	SE1 3D Left Channel forward gain setting 0000 = -12dB 0001 = -10.5db 1000= 0dB 1001 to 1111 = reserved	

Register 45h SE1_3D_L

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R70 (46h) SE1_3D_R	13:11	SE1_3D_R_DELAY [2:0]	000	Sets the number of delay samples: 0000 = 0 0001 = 1 0010 = 2 0011 = 3 0100 = 4	
	10:8	SE1_3D_R_CUTOFF [2:0]	100	Cut Off Frequency	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
		CUTOFF [2:0]		0000 = 50Hz 0001 = 100Hz 0010 = 200Hz 0011 = 400 Hz 0100 = 1KHz 0101 = 2KHz 0110 = 4KHz 0111 = 10KHz 1000 to 1111 = reserved	
	7:4	SE1_3D_R_CGAIN [3:0]	0000	SE1 3D Right Channel cross gain setting 0000 = -12dB 0001 = -10.5db 1000= 0dB 1001 to 1111 = reserved	
	3:0	SE1_3D_R_FGAIN [3:0]	1000	SE1 3D Right Channel forward gain setting 0000 = -12dB 0001 = -10.5db 1000= 0dB 1001 to 1111 = reserved	

Register 46h SE1_3D_R

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R71 (47h) SE1_NOTCH_CONFIG	1	SE1_NOTCH_R_ENA	0	SE1 Right channel notch filters enable 0 = Disabled 1 = Enabled	
	0	SE1_NOTCH_L_ENA	0	SE1 notch filters enable 0 = Disabled 1 = Enabled	

Register 47h SE1_NOTCH_CONFIG

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R72 (48h) SE1_NOTCH_A10	15:0	SE1_NOTCH_A10 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 48h SE1_NOTCH_A10

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R73 (49h) SE1_NOTCH_A11	15:0	SE1_NOTCH_A11 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 49h SE1_NOTCH_A11

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R74 (4Ah) SE1_NOTCH_A20	15:0	SE1_NOTCH_A 20 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 4Ah SE1_NOTCH_A20

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R75 (4Bh) SE1_NOTCH_A21	15:0	SE1_NOTCH_A 21 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 4Bh SE1_NOTCH_A21

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R76 (4Ch) SE1_NOTCH_A30	15:0	SE1_NOTCH_A 30 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 4Ch SE1_NOTCH_A30

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R77 (4Dh) SE1_NOTCH_A31	15:0	SE1_NOTCH_A 31 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 4Dh SE1_NOTCH_A31

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R78 (4Eh) SE1_NOTCH_A40	15:0	SE1_NOTCH_A 40 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 4Eh SE1_NOTCH_A40

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R79 (4Fh) SE1_NOTCH_A41	15:0	SE1_NOTCH_A 41 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 4Fh SE1_NOTCH_A41

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R80 (50h) SE1_NOTCH_A50	15:0	SE1_NOTCH_A 50 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 50h SE1_NOTCH_A50

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R81 (51h) SE1_NOTCH_A51	15:0	SE1_NOTCH_A 51 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 51h SE1_NOTCH_A51

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R82 (52h) SE1_NOTCH_M10	15:0	SE1_NOTCH_M 10 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 52h SE1_NOTCH_M10

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R83 (53h) SE1_NOTCH_M11	15:0	SE1_NOTCH_M 11 [15:0]	0001_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 53h SE1_NOTCH_M11

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R84 (54h) SE1_NOTCH_M20	15:0	SE1_NOTCH_M 20 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 54h SE1_NOTCH_M20

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R85 (55h) SE1_NOTCH_M21	15:0	SE1_NOTCH_M 21 [15:0]	0001_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 55h SE1_NOTCH_M21

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R86 (56h) SE1_NOTCH_M30	15:0	SE1_NOTCH_M 30 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 56h SE1_NOTCH_M30

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R87 (57h) SE1_NOTCH_M31	15:0	SE1_NOTCH_M 31 [15:0]	0001_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 57h SE1_NOTCH_M31

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R88 (58h) SE1_NOTCH_M40	15:0	SE1_NOTCH_M40 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 58h SE1_NOTCH_M40

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R89 (59h) SE1_NOTCH_M41	15:0	SE1_NOTCH_M41 [15:0]	0001_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 59h SE1_NOTCH_M41

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R90 (5Ah) SE1_NOTCH_M50	15:0	SE1_NOTCH_M50 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 5Ah SE1_NOTCH_M50

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R91 (5Bh) SE1_NOTCH_M51	15:0	SE1_NOTCH_M51 [15:0]	0001_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) notch filter	

Register 5Bh SE1_NOTCH_M51

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R92 (5Ch) SE1_DF1_CONFIG	1	SE1_DF1_R_ENA	0	SE1 Right channel DF1 filter enable 0 = Disabled 1 = Enabled	
	0	SE1_DF1_L_ENA	0	SE1 Left channel DF1 filter enable 0 = Disabled 1 = Enabled	

Register 5Ch SE1_DF1_CONFIG

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R93 (5Dh) SE1_DF1_L0	15:0	SE1_DF1_L0 [15:0]	0001_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) channel DF1 filter	

Register 5Dh SE1_DF1_L0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R94 (5Eh) SE1_DF1_L1	15:0	SE1_DF1_L1 [15:0]	0000_0000 _0000_000	Filter coefficients for Signal Enhancement 1 (SE1) channel DF1 filter	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
L1			0		

Register 5Eh SE1_DF1_L1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R95 (5Fh) SE1_DF1_L2	15:0	SE1_DF1_L2 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) channel DF1 filter	

Register 5Fh SE1_DF1_L2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R96 (60h) SE1_DF1_R0	15:0	SE1_DF1_R0 [15:0]	0001_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) right channel DF1 filter	

Register 60h SE1_DF1_R0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R97 (61h) SE1_DF1_R1	15:0	SE1_DF1_R1 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) right channel DF1 filter	

Register 61h SE1_DF1_R1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R98 (62h) SE1_DF1_R2	15:0	SE1_DF1_R2 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 1 (SE1) right channel DF1 filter	

Register 62h SE1_DF1_R2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R99 (63h) SE2_HPF_CONFIG	1	SE2_HPF_R_ENA	0	SE2 Right channel High-pass filter enable 0 = Disabled 1 = Enabled	
	0	SE2_HPF_L_ENA	0	SE2 Left channel High-pass filter enable 0 = Disabled 1 = Enabled	

Register 63h SE2_HPF_CONFIG

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R100 (64h) SE2_RETUNE_CONFIG	1	SE2_RETUNE_ENA	0	SE2 Right channel ReTune filter enable 0 = Disabled 1 = Enabled	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	0	SE2_RETUNEL__ENA	0	SE2 Left channel ReTune filter enable 0 = Disabled 1 = Enabled	

Register 64h SE2_RETUNE_CONFIG

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R101 (65h) SE2_RETUNE_E_C0	15:0	SE2_RETUNE_C0 [15:0]	0001_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 65h SE2_RETUNE_C0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R102 (66h) SE2_RETUNE_E_C1	15:0	SE2_RETUNE_C1 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 66h SE2_RETUNE_C1

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R103 (67h) SE2_RETUNE_E_C2	15:0	SE2_RETUNE_C2 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 67h SE2_RETUNE_C2

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R104 (68h) SE2_RETUNE_E_C3	15:0	SE2_RETUNE_C3 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 68h SE2_RETUNE_C3

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R105 (69h) SE2_RETUNE_E_C4	15:0	SE2_RETUNE_C4 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 69h SE2_RETUNE_C4

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R106 (6Ah) SE2_RETUNE_E_C5	15:0	SE2_RETUNE_C5 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 6Ah SE2_RETUNE_C5

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R107 (6Bh) SE2_RETUNE_E_C6	15:0	SE2_RETUNE_C6 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 6Bh SE2_RETUNE_C6

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R108 (6Ch) SE2_RETUNE_E_C7	15:0	SE2_RETUNE_C7 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 6Ch SE2_RETUNE_C7

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R109 (6Dh) SE2_RETUNE_E_C8	15:0	SE2_RETUNE_C8 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 6Dh SE2_RETUNE_C8

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R110 (6Eh) SE2_RETUNE_E_C9	15:0	SE2_RETUNE_C9 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 6Eh SE2_RETUNE_C9

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R111 (6Fh) SE2_RETUNE_E_C10	15:0	SE2_RETUNE_C10 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 6Fh SE2_RETUNE_C10

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R112 (70h) SE2_RETUNE_E_C11	15:0	SE2_RETUNE_C11 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 70h SE2_RETUNE_C11

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R113 (71h) SE2_RETUNE_E_C12	15:0	SE2_RETUNE_C12 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 71h SE2_RETUNE_C12

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R114 (72h) SE2_RETUNE_E_C13	15:0	SE2_RETUNE_C13 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 72h SE2_RETUNE_C13

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R115 (73h) SE2_RETUNE_E_C14	15:0	SE2_RETUNE_C14 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 73h SE2_RETUNE_C14

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R116 (74h) SE2_RETUNE_E_C15	15:0	SE2_RETUNE_C15 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 74h SE2_RETUNE_C15

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R117 (75h) SE2_RETUNE_E_C16	15:0	SE2_RETUNE_C16 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 75h SE2_RETUNE_C16

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R118 (76h) SE2_RETUNE_E_C17	15:0	SE2_RETUNE_C17 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 76h SE2_RETUNE_C17

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R119 (77h) SE2_RETUNE_E_C18	15:0	SE2_RETUNE_C18 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 77h SE2_RETUNE_C18

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R120 (78h) SE2_RETUNE_E_C19	15:0	SE2_RETUNE_C19 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 78h SE2_RETUNE_C19

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R121 (79h) SE2_RETUNE_E_C20	15:0	SE2_RETUNE_C20 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 79h SE2_RETUNE_C20

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R122 (7Ah) SE2_RETUNE_E_C21	15:0	SE2_RETUNE_C21 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 7Ah SE2_RETUNE_C21

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R123 (7Bh) SE2_RETUNE_E_C22	15:0	SE2_RETUNE_C22 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 7Bh SE2_RETUNE_C22

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R124 (7Ch) SE2_RETUNE_E_C23	15:0	SE2_RETUNE_C23 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 7Ch SE2_RETUNE_C23

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R125 (7Dh) SE2_RETUNE_E_C24	15:0	SE2_RETUNE_C24 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 7Dh SE2_RETUNE_C24

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R126 (7Eh) SE2_RETUNE_E_C25	15:0	SE2_RETUNE_C25 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 7Eh SE2_RETUNE_C25

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R127 (7Fh) SE2_RETUNE_E_C26	15:0	SE2_RETUNE_C26 [15:0]	0000_0000_0000_0000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 7Fh SE2_RETUNE_C26

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R128 (80h) SE2_RETUNE_E_C27	15:0	SE2_RETUNE_C27 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 80h SE2_RETUNE_C27

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R129 (81h) SE2_RETUNE_E_C28	15:0	SE2_RETUNE_C28 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 81h SE2_RETUNE_C28

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R130 (82h) SE2_RETUNE_E_C29	15:0	SE2_RETUNE_C29 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 82h SE2_RETUNE_C29

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R131 (83h) SE2_RETUNE_E_C30	15:0	SE2_RETUNE_C30 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 83h SE2_RETUNE_C30

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R132 (84h) SE2_RETUNE_E_C31	15:0	SE2_RETUNE_C31 [15:0]	0000_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) ReTune filter	

Register 84h SE2_RETUNE_C31

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R133 (85h) SE2_5BEQ_CONFIG	0	SE2_5BEQ_L_ENA	0	SE2 Left channel 5-band EQ enable 0 = Disabled 1 = Enabled	

Register 85h SE2_5BEQ_CONFIG

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R134 (86h) SE2_5BEQ_L10G	12:8	SE2_5BEQ_L1G [4:0]	0_1100	Left Channel Filter Gain1 00000 : -12dB 00001 : -12dB 00010 : -10dB	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : Reserved	
	4:0	SE2_5BEQ_ LOG [4:0]	0_1100	Left Channel Filter Gain0 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : Reserved	

Register 86h SE2_5BEQ_L10G

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R135 (87h) SE2_5BEQ_ L32G	12:8	SE2_5BEQ_ L3G [4:0]	0_1100	Left Channel Filter Gain3 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : Reserved	
	4:0	SE2_5BEQ_ L2G [4:0]	0_1100	Left Channel Filter Gain2 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : Reserved	

Register 87h SE2_5BEQ_L32G

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R136 (88h) SE2_5BEQ_L4G	4:0	SE2_5BEQ_L4G [4:0]	0_1100	Left Channel Filter Gain4 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : Reserved	

Register 88h SE2_5BEQ_L4G

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R137 (89h) SE2_5BEQ_LOP	15:0	SE2_5BEQ_LOP [15:0]	0000_0000 _1101_100 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 89h SE2_5BEQ_LOP

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R138 (8Ah) SE2_5BEQ_L0A	15:0	SE2_5BEQ_L0A [15:0]	0000_1111 _1100_101 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 8Ah SE2_5BEQ_L0A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R139 (8Bh) SE2_5BEQ_L0B	15:0	SE2_5BEQ_L0B [15:0]	0000_0100 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 8Bh SE2_5BEQ_L0B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R140 (8Ch) SE2_5BEQ_ L1P	15:0	SE2_5BEQ_ L1P [15:0]	0000_0001 _1100_010 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 8Ch SE2_5BEQ_L1P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R141 (8Dh) SE2_5BEQ_ L1A	15:0	SE2_5BEQ_ L1A [15:0]	0001_1110 _1011_010 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 8Dh SE2_5BEQ_L1A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R142 (8Eh) SE2_5BEQ_ L1B	15:0	SE2_5BEQ_ L1B [15:0]	1111_0001 _0100_010 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 8Eh SE2_5BEQ_L1B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R143 (8Fh) SE2_5BEQ_ L1C	15:0	SE2_5BEQ_ L1C [15:0]	0000_1011 _0111_010 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 8Fh SE2_5BEQ_L1C

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R144 (90h) SE2_5BEQ_ L2P	15:0	SE2_5BEQ_ L2P [15:0]	0000_0101 _0101_100 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 90h SE2_5BEQ_L2P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R145 (91h) SE2_5BEQ_ L2A	15:0	SE2_5BEQ_ L2A [15:0]	0001_1100 _0101_100 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 91h SE2_5BEQ_L2A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R146 (92h) SE2_5BEQ_ L2B	15:0	SE2_5BEQ_ L2B [15:0]	1111_0011 _0111_001 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 92h SE2_5BEQ_L2B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R147 (93h) SE2_5BEQ_ L2C	15:0	SE2_5BEQ_ L2C [15:0]	0000_1010 _0101_010 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 93h SE2_5BEQ_L2C

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R148 (94h) SE2_5BEQ_ L3P	15:0	SE2_5BEQ_ L3P [15:0]	0001_0001 _0000_001 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 94h SE2_5BEQ_L3P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R149 (95h) SE2_5BEQ_ L3A	15:0	SE2_5BEQ_ L3A [15:0]	0001_0110 _1000_111 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 95h SE2_5BEQ_L3A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R150 (96h) SE2_5BEQ_ L3B	15:0	SE2_5BEQ_ L3B [15:0]	1111_1000 _0010_100 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 96h SE2_5BEQ_L3B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R151 (97h) SE2_5BEQ_ L3C	15:0	SE2_5BEQ_ L3C [15:0]	0000_0111 _1010_110 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 97h SE2_5BEQ_L3C

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R152 (98h) SE2_5BEQ_ L4P	15:0	SE2_5BEQ_ L4P [15:0]	0100_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 98h SE2_5BEQ_L4P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R153 (99h) SE2_5BEQ_ L4A	15:0	SE2_5BEQ_ L4A [15:0]	0000_0101 _0110_010 0	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 99h SE2_5BEQ_L4A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R154 (9Ah) SE2_5BEQ_ L4B	15:0	SE2_5BEQ_ L4B [15:0]	0000_0101 _0101_100 1	Filter coefficients for Signal Enhancement 2 (SE2) left channel 5-band EQ filter	

Register 9Ah SE2_5BEQ_L4B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R155 (9Bh) SE2_5BEQ_ R10G	12:8	SE2_5BEQ_ R1G [4:0]	0_1100	Right Channel Filter Gain1 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : Reserved When the right channel 5BEQ filter is disabled the gains for each of the frequency bands must be set to 0dB.	
	4:0	SE2_5BEQ_ R0G [4:0]	0_1100	Right Channel Filter Gain0 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : Reserved When the right channel 5BEQ filter is disabled the gains for each of the frequency bands must be set to 0dB.	

Register 9Bh SE2_5BEQ_R10G

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R156 (9Ch) SE2_5BEQ_ R32G	12:8	SE2_5BEQ_ R3G [4:0]	0_1100	Right Channel Filter Gain3 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : ReservedWhen the right channel 5BEQ filter is disabled the gains for each of the frequency bands must be set to 0dB.	
	4:0	SE2_5BEQ_ R2G [4:0]	0_1100	Right Channel Filter Gain2 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB 11000 : 12dB 11001 to 11111 : Reserved When the right channel 5BEQ filter is disabled the gains for each of the frequency bands must be set to 0dB.	

Register 9Ch SE2_5BEQ_R32G

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R157 (9Dh) SE2_5BEQ_R4G	4:0	SE2_5BEQ_R4G [4:0]	0_1100	Right Channel Filter Gain4 00000 : -12dB 00001 : -12dB 00010 : -10dB 00011 : -9dB 00100 : -8dB 00101 : -7dB 00110 : -6dB 00111 : -5dB 01000 : -4dB 01001 : -3dB 01010 : -2dB 01011 : -1dB 01100 : 0dB 01101 : 1dB 01110 : 2dB 01111 : 3dB 10000 : 4dB 10001 : 5dB 10010 : 6dB 10011 : 7dB 10100 : 8dB 10101 : 9dB 10110 : 10dB 10111 : 11dB	

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
				11000 : 12dB 11001 to 11111 : Reserved When the right channel 5BEQ filter is disabled the gains for each of the frequency bands must be set to 0dB.	

Register 9Dh SE2_5BEQ_R4G

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R158 (9Eh) SE2_5BEQ_R0P	15:0	SE2_5BEQ_R0P [15:0]	0000_0000 _1101_100 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register 9Eh SE2_5BEQ_R0P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R159 (9Fh) SE2_5BEQ_R0A	15:0	SE2_5BEQ_R0A [15:0]	0000_1111 _1100_101 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register 9Fh SE2_5BEQ_R0A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R160 (A0h) SE2_5BEQ_R0B	15:0	SE2_5BEQ_R0B [15:0]	0000_0100 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A0h SE2_5BEQ_R0B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R161 (A1h) SE2_5BEQ_R1P	15:0	SE2_5BEQ_R1P [15:0]	0000_0001 _1100_010 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A1h SE2_5BEQ_R1P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R162 (A2h) SE2_5BEQ_R1A	15:0	SE2_5BEQ_R1A [15:0]	0001_1110 _1011_010 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A2h SE2_5BEQ_R1A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R163 (A3h) SE2_5BEQ_R1B	15:0	SE2_5BEQ_R1B [15:0]	1111_0001 _0100_010 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A3h SE2_5BEQ_R1B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R164 (A4h) SE2_5BEQ_ R1C	15:0	SE2_5BEQ_ R1C [15:0]	0000_1011 _0111_010 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A4h SE2_5BEQ_R1C

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R165 (A5h) SE2_5BEQ_ R2P	15:0	SE2_5BEQ_ R2P [15:0]	0000_0101 _0101_100 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A5h SE2_5BEQ_R2P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R166 (A6h) SE2_5BEQ_ R2A	15:0	SE2_5BEQ_ R2A [15:0]	0001_1100 _0101_100 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A6h SE2_5BEQ_R2A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R167 (A7h) SE2_5BEQ_ R2B	15:0	SE2_5BEQ_ R2B [15:0]	1111_0011 _0111_001 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A7h SE2_5BEQ_R2B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R168 (A8h) SE2_5BEQ_ R2C	15:0	SE2_5BEQ_ R2C [15:0]	0000_1010 _0101_010 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A8h SE2_5BEQ_R2C

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R169 (A9h) SE2_5BEQ_ R3P	15:0	SE2_5BEQ_ R3P [15:0]	0001_0001 _0000_001 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register A9h SE2_5BEQ_R3P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R170 (Aah) SE2_5BEQ_ R3A	15:0	SE2_5BEQ_ R3A [15:0]	0001_0110 _1000_111 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register Aah SE2_5BEQ_R3A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R171 (Abh) SE2_5BEQ_ R3B	15:0	SE2_5BEQ_ R3B [15:0]	1111_1000 _0010_100 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register Abh SE2_5BEQ_R3B

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R172 (Ach) SE2_5BEQ_ R3C	15:0	SE2_5BEQ_ R3C [15:0]	0000_0111 _1010_110 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register Ach SE2_5BEQ_R3C

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R173 (Adh) SE2_5BEQ_ R4P	15:0	SE2_5BEQ_ R4P [15:0]	0100_0000 _0000_000 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register Adh SE2_5BEQ_R4P

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R174 (Aeh) SE2_5BEQ_ R4A	15:0	SE2_5BEQ_ R4A [15:0]	0000_0101 _0110_010 0	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register Aeh SE2_5BEQ_R4A

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
R175 (Afh) SE2_5BEQ_ R4B	15:0	SE2_5BEQ_ R4B [15:0]	0000_0101 _0101_100 1	Filter coefficients for Signal Enhancement 2 (SE2) right channel 5-band EQ filter	

Register Afh SE2_5BEQ_R4B

DIGITAL FILTER CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC Filter					
Passband	+/- 0.05dB	0		0.454 fs	
	-6dB		0.5fs		
Passband Ripple				+/- 0.05	dB
Stopband		0.546s			
Stopband Attenuation	f > 0.546 fs	-60			dB
DAC Normal Filter					
Passband	+/- 0.06dB	0		0.454 fs	
	-6dB		0.5 fs		
Passband Ripple	0.454 fs			+/- 0.06	dB
Stopband		0.546 fs			
Stopband Attenuation	F > 0.546 fs	-50			dB
DAC Sloping Stopband Filter					
Passband	+/- 0.06dB	0		0.25 fs	
	+/- 1dB	0.25 fs		0.454 fs	
	-6dB		0.5 fs		
Passband Ripple	0.25 fs			+/- 0.06	dB
Stopband 1		0.546 fs		0.7 fs	
Stopband 1 Attenuation	f > 0.546 fs	-60			dB
Stopband 2		0.7 fs		1.4 fs	
Stopband 2 Attenuation	f > 0.7 fs	-85			dB
Stopband 3		1.4 fs			
Stopband 3 Attenuation	F > 1.4 fs	-55			dB

DAC FILTERS		ADC FILTERS	
Mode	Group Delay	Mode	Group Delay
Normal	16.5 / fs	Normal	16.5 / fs
Sloping Stopband	18 / fs		

TERMINOLOGY

1. Stop Band Attenuation (dB) – the degree to which the frequency spectrum is attenuated (outside audio band)
2. Pass-band Ripple – any variation of the frequency response in the pass-band region

Notes:

1. The Group Delays are quoted with the DSP SE1, SE2, and SE3 filters disabled. Enabling the DSP SE1, SE2, and SE3 filters will increase the Group Delay


ADC FILTER RESPONSE


Figure 44 ADC Frequency Response up to 4 x fs. (Sample rate, fs = 48kHz)




Figure 45 ADC Pass Band Frequency Response up to fs/2. (Sample rate, fs = 48kHz)


ADC HIGHPASS FILTER RESPONSE


Figure 46 ADC High Pass Filter Frequency Response for the Hi-Fi Mode (Sample rate, $f_s = 48\text{kHz}$)




Figure 47 ADC High Pass Filter Frequency Response for the Application Mode (Sample rate, $f_s = 48\text{kHz}$)

DAC FILTER RESPONSE




Figure 48 DAC Frequency Response up to 4 x fs (Sample rate, fs = 32k to 48kHz)




Figure 49 DAC Frequency Response up to 4 x fs (Sample rate, fs = 16k to 24kHz)




Figure 50 DAC Frequency Response up to 4 x fs (Sample rate, fs = 8k to 12kHz)




Figure 51 DAC Pass Band Frequency Response up to fs/2 (Sample rate, fs = 8k to 12kHz, 16k to 24kHz, 32k to 48kHz)


VIDEO BUFFER LOW-PASS FILTER RESPONSE


Figure 52 Video Buffer Lowpass Filter Frequency Response Gain=0dB

APPLICATIONS INFORMATION

RECOMMENDED EXTERNAL COMPONENTS

AUDIO INPUT PATHS

The WM8944B provides up to 2 analogue audio inputs (including the auxiliary input AUX). Each of these inputs is referenced to the internal DC reference, VMID. A DC blocking capacitor is required for each input pin used in the target application. The choice of capacitor is determined by the filter that is formed between that capacitor and the input impedance of the input pin. The circuit is illustrated in Figure 53. (Note that capacitors are not required on any unused audio input.)




Figure 53 Audio Input Path DC Blocking Capacitor

When the input impedance is known, and the cut-off frequency is known, then the minimum capacitor value may be derived easily. For practical use, a 1µF capacitance for all audio inputs can be recommended for most cases. Tantalum electrolytic capacitors are particularly suitable as they offer high stability in a small package size.

Ceramic equivalents are a cost effective alternative to the superior tantalum packages, but care must be taken to ensure the desired capacitance is maintained at the LDOVOUT operating voltage. Also, ceramic capacitors may show microphonic effects, where vibrations and mechanical conditions give rise to electrical signals. This is particularly problematic for microphone input paths where a large signal gain is required.

A single capacitor is required for a line input or single-ended microphone connection. In the case of a differential microphone connection, a DC blocking capacitor is required on both input pins.

LINE OUTPUT PATHS

The WM8944B provides three outputs (LINEOUT, SPKOUTP and SPKOUTN). Each of these outputs is referenced to the internal DC reference, VMID. In any case where a line output is used in a single-ended configuration (i.e. referenced to GND), a DC blocking capacitor is required in order to remove the DC bias. In the case where a pair of line outputs is configured as a BTL differential pair, then the DC blocking capacitor should be omitted.

The choice of capacitor is determined from the filter that is formed between the capacitor and the load impedance. A 1µF capacitance would be a suitable choice for a line load. Tantalum electrolytic capacitors are again particularly suitable but ceramic equivalents are a cost effective alternative. Care must be taken to ensure the desired capacitance is maintained at the appropriate operating voltage.




Figure 54 DC-blocking Components for Line Output

BTL SPEAKER OUTPUT CONNECTION

The BTL speaker output connection is a differential mode of operation. The loudspeaker may be connected directly across the SPKOUTP and SPKOUTN pins. No additional external components are required in this case.

POWER SUPPLY DECOUPLING

Electrical coupling exists particularly in digital logic systems where switching in one sub-system causes fluctuations on the power supply. This effect occurs because the inductance of the power supply acts in opposition to the changes in current flow that are caused by the logic switching. The resultant variations (or 'spikes') in the power supply voltage can cause malfunctions and unintentional behavior in other components. A decoupling (or 'bypass') capacitor can be used as an energy storage component which will provide power to the decoupled circuit for the duration of these power supply variations, protecting it from malfunctions that could otherwise arise.

Coupling also occurs in a lower frequency form when ripple is present on the power supply rail caused by changes in the load current or by limitations of the power supply regulation method. In audio components such as the WM8944B, these variations can alter the performance of the signal path, leading to degradation in signal quality. A decoupling (or 'bypass') capacitor can be used to filter these effects, by presenting the ripple voltage with a low impedance path that does not affect the circuit to be decoupled.

These coupling effects are addressed by placing a capacitor between the supply rail and the corresponding ground reference. In the case of systems comprising multiple power supply rails, decoupling should be provided on each rail.

The recommended power supply decoupling capacitors for WM8944B are listed below in Table 73.

POWER SUPPLY	DECOUPLING CAPACITOR
DCVDD, DBVDD, LDOVDD, SPKVDD	4.7 μ F ceramic
LDOVOUT	2.2 μ F ceramic
VMIDC	4.7 μ F ceramic

Table 73 Power Supply Decoupling Capacitors

All decoupling capacitors should be placed as close as possible to the WM8944B device. The connection between GND, the LDOVOUT decoupling capacitor and the main system ground should be made at a single point as close as possible to the GND ball of the WM8944B.

The VMIDC capacitor is not, technically, a decoupling capacitor. However, it does serve a similar purpose in filtering noise on the VMID reference. The connection between GND, the VMID decoupling capacitor and the main system ground should be made at a single point as close as possible to the GND ball of the WM8944B.

Due to the wide tolerance of many types of ceramic capacitors, care must be taken to ensure that the selected components provide the required capacitance across the required temperature and voltage ranges in the intended application. For most application the use of ceramic capacitors with capacitor dielectric X5R is recommended.

MICROPHONE BIAS CIRCUIT

The WM8944B is designed to interface easily with electret microphones. These may be connected in single-ended or differential configurations. The single-ended method allows greater capability for the connection of multiple audio sources simultaneously, whilst the differential method provides better performance due to its rejection of common-mode noise.

In either configuration, the microphone requires a bias current (electret condenser microphones) or voltage supply (silicon microphones), which can be provided by MICBIAS. This reference is generated by an output-compensated amplifier, which requires an external capacitor in order to guarantee accuracy and stability. The recommended capacitance is 4.7 μ F, although it may be possible to reduce this to 1 μ F if the analogue supply (LDOVOUT) is not too noisy. A ceramic type is a suitable choice here, providing that care is taken to choose a component that exhibits this capacitance at the intended MICBIAS voltage.

Note that the MICBIAS voltage may be adjusted using register control to suit the requirements of the microphone. Also note the WM8944B supports a maximum current of 3mA. If more than one microphone is connected to the MICBIAS, then combined current must not exceed 3mA.

A current-limiting resistor is also required when using an electret condenser microphone (ECM). The resistance should be chosen according to the minimum operating impedance of the microphone and MICBIAS voltage so that the maximum bias current of the WM8944B is not exceeded. Cirrus Logic recommends a 2.2k Ω current limiting resistor as it provides compatibility with a wide range of microphone models.

The recommended connections for single-ended and differential microphone modes are illustrated in Figure 55 and Figure 56.




Figure 55 Single-Ended Microphone Connection




Figure 56 Pseudo-Differential Microphone Connection

VIDEO BUFFER COMPONENTS

External components are required for the Video Buffer.

In a typical application, $R_{LOAD} = 75\Omega$, $R_{SOURCE} = 75\Omega$, $R_{REF} = 187\Omega$.

See "Video Buffer" for details of alternative components under different load impedance conditions.




Figure 57 Typical Components for Video Buffer

RECOMMENDED EXTERNAL COMPONENTS DIAGRAM

Figure 58 provides a summary of recommended external components for WM8944B. Note that the actual requirements may differ according to the specific target application.





Figure 58 WM8944B Recommended External Components Diagram

PCB LAYOUT CONSIDERATIONS

Poor PCB layout will degrade the performance and be a contributory factor in EMI, ground bounce and resistive voltage losses. All external components should be placed as close to the WM8944B device as possible, with current loop areas kept as small as possible.

PACKAGE DIMENSIONS
B: 25 BALL W-CSP PACKAGE 2.410 x 2.410 x 0.546mm BODY, 0.50 mm BALL PITCH
DM080.B


Symbols	Dimensions (mm)			NOTE
	MIN	NOM	MAX	
A	0.506	0.546	0.586	
A1	0.207	0.244	0.281	
A2	0.265	0.280	0.295	
D	2.380	2.410	2.440	
D1		2.00 BSC		
E	2.380	2.410	2.440	
E1		2.00 BSC		
e		0.500 BSC		5
f1		0.205 BSC		Bump centre to die edge
f2		0.205 BSC		Bump centre to die edge
g	0.019	0.022	0.025	
h	0.264	0.314	0.364	

NOTES:

1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
2. THIS DIMENSION INCLUDES STAND-OFF HEIGHT 'A1' AND BACKSIDE COATING.
3. A1 CORNER IS IDENTIFIED BY INK/LASER MARK ON TOP PACKAGE.
4. BILATERAL TOLERANCE ZONE IS APPLIED TO EACH SIDE OF THE PACKAGE BODY.
5. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
6. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
7. FOLLOWS JEDEC DESIGN GUIDE MO-211-C.

IMPORTANT NOTICE

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com.

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Cirrus Logic products. Use of Cirrus Logic products may entail a choice between many different modes of operation, some or all of which may require action by the user, and some or all of which may be optional. Nothing in these materials should be interpreted as instructions or suggestions to choose one mode over another. Likewise, description of a single mode should not be interpreted as a suggestion that other modes should not be used or that they would not be suitable for operation. Features and operations described herein are for illustrative purposes only.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic and by furnishing this information, Cirrus Logic grants no license, express or implied, under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, SoundClear, WISCE, and ReTune are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2010–2016 Cirrus Logic, Inc. All rights reserved.

REVISION HISTORY

DATE	REV	DESCRIPTION OF CHANGES	PAGE	CHANGED BY
08/10/10	4.0	Product Status updated to Production Data		BC
		Added comment about ADC volume being in digital filter block	28	
		Added comment about DAC volume being in digital filter block	48	
		Updated Notch Filter plots	34-35	
		Added note about DAC_VOL_RAMP rate	48	
		Input PGA to ADC THD max changed from -75dB	10	
24/06/11	4.1	Updated Input resistance for Analogue inputs (IN1, AUX)	10	JJ
06/09/11	4.2	Default value (0) corrected in Register R42 (2Ah) bit [9].	100	PH
26/06/12	4.2	Noted the notch filter is not usable below 120Hz		PH
01/03/16	4.2	Correction to recommended power-up / power-down sequences	102-103	PH
11/11/16	4.3	Package drawing updated to POD 80.B	163	PH

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Cirrus Logic:](#)

[WM8944BECS/R](#) [WM8944ECS/R](#)