

# MOSFET

Metal Oxide Semiconductor Field Effect Transistor

## CoolMOS™ CE

500V CoolMOS™ CE Power Transistor  
IPx50R2K0CE

## Data Sheet

Rev. 2.1  
Final

## 1 Description


CoolMOS™ is a revolutionary technology for high voltage power MOSFETs, designed according to the superjunction (SJ) principle and pioneered by Infineon Technologies. CoolMOS™ CE series combines the experience of the leading SJ MOSFET supplier with high class innovation while representing a cost appealing alternative compared to standard MOSFETs in target applications. The resulting devices provide all benefits of a fast switching SJ MOSFET while not sacrificing ease of use. Extremely low switching and conduction losses make switching applications even more efficient, more compact, lighter and cooler.

### Features <sup>1)</sup>

- Extremely low losses due to very low FOM  $R_{DS(on)} \cdot Q_g$  and  $E_{oss}$
- Very high commutation ruggedness
- Easy to use/drive
- Qualified for industrial grade applications according to JEDEC (J-STD20 and JESD22)
- Pb-free plating, available with halogen free and non-halogen free mold compound<sup>1)</sup>

### Applications

PFC stages, hard switching PWM stages and resonant switching PWM stages for e.g. PC Silverbox, LCD & PDP TV and Lighting.



**Table 1 Key Performance Parameters**

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	550	V
$R_{DS(on),max}$	2	$\Omega$
$Q_{g,typ}$	6	nC
$I_{D,pulse}$	6.1	A
$E_{oss@400V}$	0.62	$\mu J$
Body diode $di/dt$	500	A/ $\mu s$

Type / Ordering Code	Package	Marking	Related Links
IPD50R2K0CE	PG-TO 252	5R2K0CE	see Appendix A
IPU50R2K0CE	PG-TO 251		

<sup>1)</sup> Halogen free version is available with OPN: IPD50R2K0CEAT

## Table of Contents

Description .....	2
Maximum ratings .....	4
Thermal characteristics .....	4
Electrical characteristics .....	5
Electrical characteristics diagrams .....	7
Test Circuits .....	11
Package Outlines .....	12
Appendix A .....	14
Revision History .....	15
Disclaimer .....	15

## 2 Maximum ratings

at  $T_j = 25^\circ\text{C}$ , unless otherwise specified

**Table 2 Maximum ratings**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current <sup>1)</sup>	$I_D$	-	-	2.4 1.5	A	$T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$
Pulsed drain current <sup>2)</sup>	$I_{D,pulse}$	-	-	6.1	A	$T_C = 25^\circ\text{C}$
Avalanche energy, single pulse	$E_{AS}$	-	-	34	mJ	$I_D = 0.8\text{A}$ ; $V_{DD} = 50\text{V}$
Avalanche energy, repetitive	$E_{AR}$	-	-	0.05	mJ	$I_D = 0.8\text{A}$ ; $V_{DD} = 50\text{V}$
Avalanche current, repetitive	$I_{AR}$	-	-	0.8	A	-
MOSFET dv/dt ruggedness	dv/dt	-	-	50	V/ns	$V_{DS} = 0 \dots 400\text{V}$
Gate source voltage	$V_{GS}$	-20 -30	-	20 30	V	static; AC ( $f > 1\text{ Hz}$ )
Power dissipation (non FullPAK) TO-252, TO-251	$P_{tot}$	-	-	22	W	$T_C = 25^\circ\text{C}$
Operating and storage temperature	$T_j, T_{stg}$	-55	-	150	$^\circ\text{C}$	-
Continuous diode forward current	$I_S$	-	-	2.1	A	$T_C = 25^\circ\text{C}$
Diode pulse current <sup>2)</sup>	$I_{S,pulse}$	-	-	6.1	A	$T_C = 25^\circ\text{C}$
Reverse diode dv/dt <sup>3)</sup>	dv/dt	-	-	15	V/ns	$V_{DS} = 0 \dots 400\text{V}$ , $I_{SD} \leq I_S$ , $T_j = 25^\circ\text{C}$ , $t_{cond} < 2\mu\text{s}$
Maximum diode commutation speed <sup>3)</sup>	di/dt	-	-	500	A/ $\mu\text{s}$	$V_{DS} = 0 \dots 400\text{V}$ , $I_{SD} \leq I_S$ , $T_j = 25^\circ\text{C}$ , $t_{cond} < 2\mu\text{s}$

## 3 Thermal characteristics

**Table 3 Thermal characteristics DPAK, IPAK**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	$R_{thJC}$	-	-	5.7	$^\circ\text{C/W}$	-
Thermal resistance, junction - ambient <sup>4)</sup>	$R_{thJA}$	-	- 35	62 -	$^\circ\text{C/W}$	SMD version, device on PCB, minimal footprint SMD version, device on PCB, 6cm <sup>2</sup> cooling area <sup>4)</sup>
Soldering temperature, wave- & reflowsoldering allowed	$T_{sold}$	-	-	260	$^\circ\text{C}$	reflow MSL 1

<sup>1)</sup> Limited by  $T_{j,max}$ . Maximum duty cycle  $D=0.75$

<sup>2)</sup> Pulse width  $t_p$  limited by  $T_{j,max}$

<sup>3)</sup>  $V_{DClmk}=400\text{V}$ ;  $V_{DS,peak} < V_{(BR)DSS}$ ; identical low side and high side switch with identical  $R_G$

<sup>4)</sup> Device on 40mm\*40mm\*1.5mm one layer epoxy PCB FR4 with 6cm<sup>2</sup> copper area (thickness 70 $\mu\text{m}$ ) for drain connection. PCB is vertical without air stream cooling.

## 4 Electrical characteristics

**Table 4 Static characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	500	-	-	V	$V_{GS}=0V, I_D=1mA$
Gate threshold voltage	$V_{(GS)th}$	2.50	3	3.50	V	$V_{DS}=V_{GS}, I_D=0.05mA$
Zero gate voltage drain current	$I_{DSS}$	-	-	1	$\mu A$	$V_{DS}=500V, V_{GS}=0V, T_j=25^\circ C$ $V_{DS}=500V, V_{GS}=0V, T_j=150^\circ C$
Gate-source leakage current	$I_{GSS}$	-	-	100	nA	$V_{GS}=20V, V_{DS}=0V$
Drain-source on-state resistance	$R_{DS(on)}$	-	1.80	2.00	$\Omega$	$V_{GS}=13V, I_D=0.6A, T_j=25^\circ C$ $V_{GS}=13V, I_D=0.6A, T_j=150^\circ C$
Gate resistance	$R_G$	-	7	-	$\Omega$	$f=1\text{ MHz, open drain}$

**Table 5 Dynamic characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	$C_{iss}$	-	124	-	pF	$V_{GS}=0V, V_{DS}=100V, f=1MHz$
Output capacitance	$C_{oss}$	-	9	-	pF	$V_{GS}=0V, V_{DS}=100V, f=1MHz$
Effective output capacitance, energy related <sup>1)</sup>	$C_{o(er)}$	-	8	-	pF	$V_{GS}=0V, V_{DS}=0...400V$
Effective output capacitance, time related <sup>2)</sup>	$C_{o(tr)}$	-	26	-	pF	$I_D=constant, V_{GS}=0V, V_{DS}=0...400V$
Turn-on delay time	$t_{d(on)}$	-	6	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.8A, R_G=5.3\Omega$
Rise time	$t_r$	-	5	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.8A, R_G=5.3\Omega$
Turn-off delay time	$t_{d(off)}$	-	21	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.8A, R_G=5.3\Omega$
Fall time	$t_f$	-	38	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.8A, R_G=5.3\Omega$

**Table 6 Gate charge characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	$Q_{gs}$	-	0.7	-	nC	$V_{DD}=400V, I_D=0.8A, V_{GS}=0\text{ to }10V$
Gate to drain charge	$Q_{gd}$	-	3.5	-	nC	$V_{DD}=400V, I_D=0.8A, V_{GS}=0\text{ to }10V$
Gate charge total	$Q_g$	-	6	-	nC	$V_{DD}=400V, I_D=0.8A, V_{GS}=0\text{ to }10V$
Gate plateau voltage	$V_{plateau}$	-	5.4	-	V	$V_{DD}=400V, I_D=0.8A, V_{GS}=0\text{ to }10V$

<sup>1)</sup>  $C_{o(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{(BR)DSS}$ 
<sup>2)</sup>  $C_{o(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{(BR)DSS}$

**Table 7 Reverse diode characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode forward voltage	$V_{SD}$	-	0.83	-	V	$V_{GS}=0V, I_F=0.8A, T_f=25^\circ C$
Reverse recovery time	$t_{rr}$	-	110	-	ns	$V_R=400V, I_F=0.8A, di_F/dt=100A/\mu s$
Reverse recovery charge	$Q_{rr}$	-	0.35	-	$\mu C$	$V_R=400V, I_F=0.8A, di_F/dt=100A/\mu s$
Peak reverse recovery current	$I_{rrm}$	-	5.2	-	A	$V_R=400V, I_F=0.8A, di_F/dt=100A/\mu s$

### 5 Electrical characteristics diagrams







Diagram 5: Typ. output characteristics  $T_j=25^\circ\text{C}$




$I_D=f(V_{DS})$ ;  $T_j=25^\circ\text{C}$ ; parameter:  $V_{GS}$

Diagram 6: Typ. output characteristics  $T_j=125^\circ\text{C}$




$I_D=f(V_{DS})$ ;  $T_j=125^\circ\text{C}$ ; parameter:  $V_{GS}$

Diagram 7: Typ. drain-source on-state resistance




$R_{DS(on)}=f(I_D)$ ;  $T_j=125^\circ\text{C}$ ; parameter:  $V_{GS}$

Diagram 8: Drain-source on-state resistance




$R_{DS(on)}=f(T_j)$ ;  $I_D=0.6$  A;  $V_{GS}=13$  V

Diagram 9: Typ. transfer characteristics




$I_D=f(V_{GS}); V_{DS}=20V; \text{parameter: } T_j$

Diagram 10: Typ. gate charge




$V_{GS}=f(Q_{gate}); I_D=0.8 \text{ A pulsed}; \text{parameter: } V_{DD}$

Diagram 11: Avalanche energy




$E_{AS}=f(T_j); I_D=0.8 \text{ A}; V_{DD}=50 \text{ V}$

Diagram 12: Drain-source breakdown voltage




$V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$

Diagram 13: Typ. capacitances




$C=f(V_{DS}); V_{GS}=0\text{ V}; f=1\text{ MHz}$

Diagram 14: Typ. Coss stored energy



$E_{oss}=f(V_{DS})$


Diagram 15: Forward characteristics of reverse diode




$I_F=f(V_{SD}); \text{parameter: } T_j$

## 6 Test Circuits


**Table 8 Diode characteristics**




**Table 9 Switching times**




**Table 10 Unclamped inductive load**



## 7 Package Outlines



**Figure 1 Outline PG-TO 252, dimensions in mm/inches**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.16	2.41	0.085	0.095
A1	0.90	1.14	0.035	0.045
b	0.64	0.89	0.025	0.035
b2	0.65	1.15	0.026	0.045
b4	4.95	5.50	0.195	0.217
c	0.46	0.60	0.018	0.024
c2	0.46	0.89	0.018	0.035
D	5.97	6.22	0.235	0.245
D1	5.04	5.77	0.198	0.227
E	6.35	6.73	0.250	0.265
E1	4.70	5.21	0.185	0.205
e	2.29		0.090	
e1	4.57		0.180	
N	3		3	
L	8.89	9.65	0.350	0.380
L1	1.90	2.29	0.075	0.090
L2	0.89	1.37	0.035	0.054

DOCUMENT NO.  
Z8B00003330

SCALE

EUROPEAN PROJECTION

ISSUE DATE  
19-03-2008

REVISION  
03

Figure 2 Outline PG-TO 251, dimensions in mm/inches

## 8 Appendix A

### Table 11 Related Links

- IFX CoolMOS Webpage: [www.infineon.com](http://www.infineon.com)
- IFX Design tools: [www.infineon.com](http://www.infineon.com)

## Revision History

IPD50R2K0CE, IPU50R2K0CE

**Revision: 2013-07-16, Rev. 2.1**

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2012-12-05	Release of final version
2.1	2013-07-16	update to Halogen free mold compound

### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

[erratum@infineon.com](mailto:erratum@infineon.com)

**Edition 2011-08-01**

**Published by**

**Infineon Technologies AG**

**81726 München, Germany**

**© 2011 Infineon Technologies AG**

**All Rights Reserved.**

### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.