



## Data Sheet

ADN2807

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2004–2016 Analog Devices, Inc. All rights reserved.  
**Technical Support** [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	Theory of Operation .....	11
Applications .....	1	Functional Description .....	13
General Description .....	1	Multirate Clock and Data Recovery .....	13
Functional Block Diagram .....	1	Limiting Amplifier .....	13
Table of Contents .....	2	Slice Adjust .....	13
Revision History .....	2	Loss-of-Signal (LOS) Detector .....	13
Specifications.....	3	Reference Clock.....	13
Absolute Maximum Ratings.....	5	Lock Detector Operation .....	14
Thermal Characteristics .....	5	Squelch Mode .....	15
ESD Caution.....	5	Test Modes—Bypass and Loop-back.....	15
Pin Configuration and Function Descriptions.....	6	Application Information.....	16
Definition of Terms .....	9	PCB Design Guidelines .....	16
Maximum, Minimum, and Typical Specifications.....	9	Choosing AC Coupling Capacitors .....	18
Input Sensitivity and Input Overdrive.....	9	DC-Coupled Application .....	18
Single-Ended vs. Differential .....	9	LOL Toggling during Loss of Input Data .....	18
LOS Response Time .....	10	Outline Dimensions .....	20
Jitter Specifications.....	10	Ordering Guide .....	20

## REVISION HISTORY

### 5/16—Rev. A to Rev. B

Changes to Figure 2 and Table 3 .....	6
Changes to Figure 20 .....	17
Updated Outline Dimensions .....	19
Changes to Ordering Guide .....	19

### 5/04—Rev. 0 to Rev. A

Changes to Specifications .....	3
Change to Table 7 and Table 8 .....	13

### 1/04—Revision 0: Initial Version

## SPECIFICATIONS

**Table 1.**  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{MIN}$  to  $V_{MAX}$ ,  $V_{EE} = 0$  V,  $C_F = 4.7$   $\mu$ F,  $SLICEP = SLICEN = V_{CC}$ , unless otherwise noted

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>QUANTIZER–DC CHARACTERISTICS</b>					
Input Voltage Range	At PIN or NIN, dc-coupled	0		1.2	V
Peak-to-Peak Differential Input				2.4	V
Input Common-Mode Level	DC-coupled (See Figure 26)	0.4			V
Differential Input Sensitivity	PIN – NIN, ac-coupled <sup>1</sup> , BER = $1 \times 10^{-10}$		4	10	mV p-p
Input Overdrive	See Figure 8		2	5	mV p-p
Input Offset			500		$\mu$ V
Input RMS Noise	BER = $1 \times 10^{-10}$		244		$\mu$ V rms
<b>QUANTIZER–AC CHARACTERISTICS</b>					
Small Signal Gain	Differential		54		dB
Input Resistance	Differential		100		$\Omega$
Input Capacitance			0.65		pF
Pulse-Width Distortion <sup>2</sup>			10		ps
<b>QUANTIZER SLICE ADJUSTMENT</b>					
Gain	SliceP – SliceN = $\pm 0.5$ V	0.11	0.20	0.30	V/V
Control Voltage Range	SliceP – SliceN	–0.8		+0.8	V
	At SliceP or SliceN	1.3		VCC	V
Slice Threshold Offset			$\pm 1.0$		mV
<b>LEVEL SIGNAL DETECT (SDOUT)</b>					
Level Detect Range (See Figure 4)	$R_{THRESH} = 2$ k $\Omega$	9.4	13.3	18.0	mV
	$R_{THRESH} = 20$ k $\Omega$	2.5	5.3	7.6	mV
	$R_{THRESH} = 90$ k $\Omega$	0.7	3.0	5.2	mV
Response Time	DC-coupled	0.1	0.3	5	$\mu$ s
Hysteresis (Electrical)	OC-12, PRBS 2 <sup>23</sup>				
	$R_{THRESH} = 2$ k $\Omega$	4.7	6.4	7.8	dB
	$R_{THRESH} = 20$ k $\Omega$	1.8	6.0	10.0	dB
	$R_{THRESH} = 90$ k $\Omega$		6.3		dB
	$R_{THRESH} = 90$ k $\Omega$ at 25°C	4.8	6.9	8.9	dB
	OC-3, PRBS 2 <sup>23</sup>				
	$R_{THRESH} = 2$ k $\Omega$	3.6	6.2	8.5	dB
	$R_{THRESH} = 20$ k $\Omega$		5.6		dB
	$R_{THRESH} = 90$ k $\Omega$		5.6		dB
	$R_{THRESH} = 90$ k $\Omega$ at 25°C	3.4	6.6	9.9	dB
	OC-12, PRBS 2 <sup>7</sup>				
	$R_{THRESH} = 2$ k $\Omega$	5.7	6.6	7.8	dB
	$R_{THRESH} = 20$ k $\Omega$	3.9	6.2	8.5	dB
	$R_{THRESH} = 90$ k $\Omega$	3.2	6.7	9.9	dB
	OC-3, PRBS 2 <sup>7</sup>				
	$R_{THRESH} = 2$ k $\Omega$	5.4	6.6	7.7	dB
	$R_{THRESH} = 20$ k $\Omega$	4.6	6.4	8.2	dB
	$R_{THRESH} = 90$ k $\Omega$	3.9	6.8	9.7	dB
<b>LOSS-OF-LOCK DETECTOR (LOL)</b>					
Loss-of-Lock Response Time	From $f_{VCO}$ error > 1000 ppm		60		mV
<b>POWER SUPPLY VOLTAGE</b>					
		3.0	3.3	3.6	V
<b>POWER SUPPLY CURRENT</b>					
		150	164	215	mA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
PHASE-LOCKED LOOP CHARACTERISTICS					
PIN – NIN = 10 mV p-p					
Jitter Transfer BW	OC-12		140	200	kHz
	OC-3		48	85	kHz
Jitter Peaking	OC-12		0.004		dB
	OC-3		0.002		dB
Jitter Generation	OC-12, 12 kHz to 5 MHz			0.003	UI rms
			0.02	0.04	UI p-p
	OC-3, 12 kHz to 1.3 MHz			0.002	UI rms
			0.02	0.04	UI p-p
Jitter Tolerance	OC-12				
	30 Hz <sup>3</sup>	100			UI p-p
	300 Hz	44			UI p-p
	25 kHz	5.8			UI p-p
	250 kHz <sup>3</sup>	1.0			UI p-p
	OC-3				
	30 Hz <sup>3</sup>	50			UI p-p
	300 Hz <sup>3</sup>	23.5			UI p-p
	6500 Hz	6.0			UI p-p
	65 kHz <sup>3</sup>	1.0			UI p-p
CML OUTPUTS (CLKOUTP/N, DATAOUTP/N)					
Single-Ended Output Swing	V <sub>SE</sub> (See Figure 7)	400	488	540	mV
Differential Output Swing	V <sub>DIFF</sub> (See Figure 7)	850	975	1100	mV
Output High Voltage	V <sub>OH</sub>		VCC		V
Output Low Voltage	V <sub>OL</sub> , referred to VCC	–0.60		–0.30	V
Rise Time	20% to 80%			150	ps
Fall Time	80% to 20%			150	ps
Setup Time	T <sub>S</sub> (See Figure 3)				
	OC-12	750			ps
	OC-3	3145			ps
Hold Time	T <sub>H</sub> (See Figure 3)				
	OC-12	750			ps
	OC-3	3150			ps
REFCLK DC INPUT CHARACTERISTICS					
Input Voltage Range	At REFCLKP or REFCLKN	0		VCC	V
Peak-to-Peak Differential Input		100			mV
Common-Mode Level	DC-coupled, single-ended		VCC/2		V
TEST DATA DC INPUT CHARACTERISTICS <sup>4</sup> (TDINP/N)					
Peak-to-Peak Differential Input Voltage	CML inputs		0.8		V
LVTTTL DC INPUT CHARACTERISTICS					
Input High Voltage	V <sub>IH</sub>	2.0			V
Input Low Voltage	V <sub>IL</sub>			0.8	V
Input Current	V <sub>IN</sub> = 0.4 V or V <sub>IN</sub> = 2.4 V	–5		+5	μA
Input Current (SEL0 and SEL1 Only) <sup>5</sup>	V <sub>IN</sub> = 0.4 V or V <sub>IN</sub> = 2.4 V	–5		+50	μA
LVTTTL DC OUTPUT CHARACTERISTICS					
Output High Voltage	V <sub>OH</sub> , I <sub>OH</sub> = –2.0 mA	2.4			V
Output Low Voltage	V <sub>OL</sub> , I <sub>OL</sub> = +2.0 mA			0.4	V

<sup>1</sup>PIN and NIN should be driven differentially, ac-coupled for optimum sensitivity.

<sup>2</sup>PWD measurement made on quantizer outputs in BYPASS mode.

<sup>3</sup>Jitter tolerance measurements are equipment limited.

<sup>4</sup>TDINP/N are CML inputs. If the drivers to the TDINP/N inputs are anything other than CML, they must be ac-coupled.

<sup>5</sup>SEL0 and SEL1 have internal pull-down resistors, causing higher I<sub>IH</sub>.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage (VCC)	5.5 V
Minimum Input Voltage (All Inputs)	VEE – 0.4 V
Maximum Input Voltage (All Inputs)	VCC + 0.4 V
Maximum Junction Temperature	165°C
Storage Temperature	–65°C to +150°C
Lead Temperature (Soldering 10 sec)	300°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL CHARACTERISTICS

### *Thermal Resistance*


48-Lead LFCSP, 4-layer board with exposed paddle soldered to VCC.  $\theta_{JA} = 25^{\circ}\text{C/W}$ .

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES  
1. EXPOSED PAD IS TIED OFF TO VCC PLANE WITH VIAS.

Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1	THRADJ	AI	LOS Threshold Setting Resistor.
2, 26, 28	VCC	P	Analog Supply.
3, 9, 16, 19, 22, 27, 29, 33, 34, 42, 43, 46	VEE	P	Ground.
4	VREF	AO	Internal VREF Voltage. Decouple to GND with a 0.1 $\mu$ F capacitor.
5	PIN	AI	Differential Data Input.
6	NIN	AI	Differential Data Input.
7	SLICEP	AI	Differential Slice Level Adjust Input.
8	SLICEN	AI	Differential Slice Level Adjust Input.
10	LOL	DO	Loss-of-Lock Indicator. LVTTTL active high.
11	XO1	AO	Crystal Oscillator.
12	XO2	AO	Crystal Oscillator.
13	REFCLKN	DI	Differential REFCLK Input. LVTTTL, LVCMOS, LVPECL, LVDS (LVPECL, LVDS only at 155.52 MHz).
14	REFCLKP	DI	Differential REFCLK Input. LVTTTL, LVCMOS, LVPECL, LVDS (LVPECL, LVDS only at 155.52 MHz).
15	REFSEL	DI	Reference Source Select. 0 = on-chip oscillator with external crystal. 1 = external clock source, LVTTTL.
17	TDINP	AI	Differential Test Data Input. CML.
18	TDINN	AI	Differential Test Data Input. CML.
20, 47	VCC	P	Digital Supply.
21	CF1	AO	Frequency Loop Capacitor.
23	REFSEL1	DI	Reference Frequency Select (See Table 6) LVTTTL.
24	REFSEL0	DI	Reference Frequency Select (See Table 6) LVTTTL.
25	CF2	AO	Frequency Loop Capacitor.
30	SEL1	DI	Data Rate Select (See Table 5) LVTTTL.
31	NC		No Connect.
32	SEL0	DI	Data Rate Select (See Table 5) LVTTTL.
35, 36	VCC	P	Output Driver Supply.
37	DATAOUTN	DO	Differential Retimed Data Output. CML.
38	DATAOUTP	DO	Differential Retimed Data Output. CML.
39	SQUELCH	DI	Disable Clock and Data Outputs. Active high. LVTTTL.
40	CLKOUTN	DO	Differential Recovered Clock Output. CML.
41	CLKOUTP	DO	Differential Recovered Clock Output. CML.
44	BYPASS	DI	Bypass CDR Mode. Active high. LVTTTL.
45	SDOUT	DO	Loss-of-Signal Detect Output. Active high. LVTTTL.
48	LOOPEN	DI	Enable Test Data Inputs. Active high. LVTTTL.
Not applicable	EPAD	FP	Exposed Pad. Exposed pad is tied off to VCC plane with vias.

<sup>1</sup>Type: P = power, AI = analog input, AO = analog output, DI = digital input, DO = digital output, FP = floating pad.




Figure 3. Output Timing





Figure 4. LOS Comparator Trip Point Programming

Figure 5. LOS Hysteresis OC-3,  $-40^{\circ}\text{C}$ , 3.6 V,  $2^{23}-1$  PRBS Input Pattern,  $R_{TH} = 90\text{ k}\Omega$




Figure 6. LOS Hysteresis OC-12, -40°C, 3.6 V, 2<sup>23</sup> - 1 PRBS Input Pattern, R<sub>TH</sub> = 90 kΩ




Figure 7. Single-Ended vs. Differential Output Specifications



## DEFINITION OF TERMS

### MAXIMUM, MINIMUM, AND TYPICAL SPECIFICATIONS

Specifications for every parameter are derived from statistical analyses of data taken on multiple devices from multiple wafer lots. Typical specifications are the mean of the distribution of the data for that parameter. If a parameter has a maximum (or a minimum) value, that value is calculated by adding to (or subtracting from) the mean six times the standard deviation of the distribution. This procedure is intended to tolerate production variations. If the mean shifts by 1.5 standard deviations, the remaining 4.5 standard deviations still provide a failure rate of only 3.4 parts per million. For all tested parameters, the test limits are guardbanded to account for tester variation, and therefore guarantee that no device is shipped outside of data sheet specifications.

### INPUT SENSITIVITY AND INPUT OVERDRIVE

Sensitivity and overdrive specifications for the quantizer involve offset voltage, gain, and noise. The relationship between the logic output of the quantizer and the analog voltage input is shown in Figure 8. For sufficiently large positive input voltage, the output is always Logic 1; similarly for negative inputs, the output is always Logic 0. However, the transitions between output Logic Levels 1 and 0 are not at precisely defined input voltage levels, but occur over a range of input voltages. Within this zone of confusion, the output may be either 1 or 0, or it may even fail to attain a valid logic state. The width of this zone is determined by the input voltage noise of the quantizer. The center of the zone of confusion is the quantizer input offset voltage. Input overdrive is the magnitude of signal required to guarantee a correct logic level with a  $1 \times 10^{-10}$  confidence level.




Figure 8. Input Sensitivity and Input Overdrive

### SINGLE-ENDED VS. DIFFERENTIAL

AC coupling typically drives the inputs to the quantizer. The inputs are internally dc-biased to a common-mode potential of  $\sim 0.6$  V. Driving the ADN2807 single-ended and observing the quantizer input with an oscilloscope probe at the point indicated in Figure 9 shows a binary signal with average value equal to the common-mode potential and instantaneous values both above and below the average value. It is convenient to measure the peak-to-peak amplitude of this signal and call the minimum required value the quantizer sensitivity. Referring to Figure 8, since both positive and negative offsets need to be accommodated, the sensitivity is twice the overdrive.




Figure 9. Single-Ended Sensitivity Measurement




Figure 10. Differential Sensitivity Measurement

Driving the ADN2807 differentially (Figure 10), sensitivity seems to improve by observing the quantizer input with an oscilloscope probe. This is an illusion caused by the use of a single-ended probe. A 5 mV p-p signal appears to drive the ADN2807 quantizer. However, the single-ended probe measures only half the signal. The true quantizer input signal is twice this value since the other quantizer input is complementary to the signal being observed.

## LOS RESPONSE TIME

The LOS response time is the delay between the removal of the input signal and indication of loss of signal (LOS) at SDOUT. The ADN2807 response time is 300 ns typ when the inputs are dc-coupled. In practice, the time constant of ac coupling at the quantizer input determines the LOS response time.

## JITTER SPECIFICATIONS

The ADN2807 CDR is designed to achieve the best bit-error-rate (BER) performance, and has exceeded the jitter transfer, generation, and tolerance specifications proposed for SONET/SDH equipment defined in the Telcordia Technologies specification. Jitter is the dynamic displacement of digital signal edges from their long-term average positions measured in UI (unit intervals), where 1 UI = 1 bit period. Jitter on the input data can cause dynamic phase errors on the recovered clock sampling edge. Jitter on the recovered clock causes jitter on the retimed data. The following sections briefly summarize the specifications of the jitter generation, transfer, and tolerance in accordance with the Telcordia document (GR-253-CORE, Issue 3, September 2000) for the optical interface at the equipment level, and the ADN2807 performance with respect to those specifications.

### Jitter Generation

The jitter generation specification limits the amount of jitter that can be generated by the device with no jitter and wander applied at the input.

### Jitter Transfer

The jitter transfer function is the ratio of the jitter on the output signal to the jitter applied on the input signal versus the frequency. This parameter measures the limited amount of jitter on an input signal that can be transferred to the output signal (Figure 11).




Figure 11. Jitter Transfer Curve

### Jitter Tolerance

The jitter tolerance is defined as the peak-to-peak amplitude of the sinusoidal jitter applied on the input signal that causes a 1 dB power penalty. This is a stress test intended to ensure that no additional penalty is incurred under the operating conditions (Figure 12).




Figure 12. SONET Jitter Tolerance Mask

Table 4. Jitter Transfer and Tolerance: SONET Specifications vs. ADN2807

Rate	Jitter Transfer			Jitter Tolerance				
	SONET Spec (f <sub>c</sub> )	ADN2807 (kHz)	Implementation Margin	Mask Corner Frequency (kHz)	ADN2807	SONET Spec (UI p-p)	ADN2807 (UI p-p)	Implementation Margin <sup>1</sup>
OC-12	500 kHz	140	3.6	250 kHz	4.8 MHz	0.15	1.0	6.67
OC-3	130 kHz	48	2.7	65 kHz	600 kHz	0.15	1.0	6.67

<sup>1</sup> Jitter tolerance measurements are limited by test equipment capabilities.

## THEORY OF OPERATION

The ADN2807 is a delay-locked and phase-locked loop circuit for clock recovery and data retiming from an NRZ encoded data stream. The phase of the input data signal is tracked by two separate feedback loops that share a common control voltage. A high speed delay-locked loop path uses a voltage controlled phase shifter to track the high frequency components of the input jitter. A separate phase control loop, comprised of the VCO, tracks the low frequency components of the input jitter. The initial frequency of the VCO is set by a third loop, which compares the VCO frequency with the reference frequency and sets the coarse tuning voltage. The jitter tracking phase-locked loop controls the VCO by the fine tuning control. The delay- and phase-locked loops together track the phase of the input data signal. For example, when the clock lags input data, the phase detector drives the VCO to a higher frequency and also increases the delay through the phase shifter. Both of these actions serve to reduce the phase error between the clock and data. The faster clock picks up phase while the delayed data loses phase. Since the loop filter is an integrator, the static phase error will be driven to zero.

Another view of the circuit is that the phase shifter implements the zero required for the frequency compensation of a second-order phase-locked loop. This zero is placed in the feedback path and, therefore, does not appear in the closed-loop transfer function. Jitter peaking in a conventional second-order phase-locked loop is caused by the presence of this zero in the closed-loop transfer function. Since this circuit has no zero in the closed-loop transfer, jitter peaking is minimized.

The delay- and phase-locked loops together simultaneously provide wideband jitter accommodation and narrow-band jitter filtering. The linearized block diagram in Figure 13 shows that the jitter transfer function,  $Z(s)/X(s)$ , is a second-order low-pass providing excellent filtering. Note that the jitter transfer has no zero, unlike an ordinary second-order phase-locked loop. This means the main phase-locked loop has low jitter peaking (Figure 14), which makes this circuit ideal for signal regenerator applications where jitter peaking in a cascade of regenerators can contribute to hazardous jitter accumulation.




Figure 13. Phase-Locked Loop/Delay-Locked Loop Architecture

The error transfer,  $e(s)/X(s)$ , has the same high-pass form as an ordinary phase-locked loop. This transfer function is free to be optimized to give excellent wideband jitter accommodation since the jitter transfer function,  $Z(s)/X(s)$ , provides the narrow-band jitter filtering. See Table 4 for error transfer bandwidths and jitter transfer bandwidths at the various data rates. The delay-locked and phase-locked loops contribute to overall jitter accommodation. At low frequencies of input jitter on the data signal, the integrator in the loop filter provides high gain to track large jitter amplitudes with small phase error. In this case, the VCO is frequency modulated, and jitter is tracked as in an ordinary phase-locked loop. The amount of low frequency jitter that can be tracked is a function of the VCO tuning range. A wider tuning range gives larger accommodation of low frequency jitter. The internal loop control voltage remains small for small phase errors, so the phase shifter remains close to the center of the range and thus contributes little to the low frequency jitter accommodation.

At medium jitter frequencies, the gain and tuning range of the VCO are not large enough to track the input jitter. In this case, the VCO control voltage becomes large and saturates, and the VCO frequency dwells at one or the other extreme of the tuning range. The size of the VCO tuning range, therefore, has only a small affect on the jitter accommodation. The delay-locked loop control voltage is now larger; therefore, the phase shifter takes on the burden of tracking the input jitter. The phase shifter range, in UI, can be seen as a broad plateau on the jitter tolerance curve. The phase shifter has a minimum range of 2 UI at all data rates.

The gain of the loop integrator is small for high jitter frequencies, so larger phase differences are needed to make the loop control voltage big enough to tune the range of the phase shifter. Large phase errors at high jitter frequencies cannot be tolerated. In this region, the gain of the integrator determines the jitter accommodation. Since the gain of the loop integrator declines linearly with frequency, jitter accommodation is lower with higher jitter frequency. At the highest frequencies, the loop gain is very small, and little tuning of the phase shifter can be expected.

In this case, jitter accommodation is determined by the eye opening of the input data, the static phase error, and the residual loop jitter generation. The jitter accommodation is roughly 0.5 UI in this region. The corner frequency between the declining slope and the flat region is the closed loop bandwidth of the delay-locked loop, which is roughly 5 MHz for OC-12 data rates and 600 kHz for OC-3 data rates.




Figure 14. Jitter Response vs. Conventional Phase-Locked Loop

## FUNCTIONAL DESCRIPTION

### MULTIRATE CLOCK AND DATA RECOVERY

The ADN2807 recovers clock and data from serial bit streams at OC-3, OC-12 data rates as well as the 15/14 FEC rates. The output of the 2.5 GHz VCO is divided down in order to support the lower data rates. The data rate is selected by the SEL[2..0] inputs (Table 5).

**Table 5. Data Rate Selection**

SEL[1..0]	Rate	Frequency (MHz)
00	OC-12	622.08
01	OC-3	155.52
10	OC-12 FEC	666.51
11	OC-3 FEC	166.63

### LIMITING AMPLIFIER

The limiting amplifier has differential inputs (PIN/NIN) that are internally terminated with 50  $\Omega$  to an on-chip voltage reference (VREF = 0.6 V typically). These inputs are normally ac-coupled, although dc-coupling is possible as long as the input common-mode voltage remains above 0.4 V (Figure 24 to Figure 26 in the Applications Information section). Input offset is factory trimmed to achieve better than 4 mV typical sensitivity with minimal drift. The limiting amplifier can be driven differentially or single-ended.

### SLICE ADJUST

The quantizer slicing level can be offset by  $\pm 100$  mV to mitigate the effect of ASE (amplified spontaneous emission) noise by applying a differential voltage input of  $\pm 0.8$  V to SLICEP/N inputs. If no adjustment of the slice level is needed, SLICEP/N must be tied to VCC.

### LOSS-OF-SIGNAL (LOS) DETECTOR

The receiver front end level signal detect circuit indicates when the input signal level has fallen below a user adjustable threshold. The threshold is set with a single external resistor from THRADJ (Pin 1) to GND. The LOS comparator trip point versus the resistor value is illustrated in Figure 4 (this is only valid for SLICEP = SLICEN = VCC). If the input level to the ADN2807 drops below the programmed LOS threshold, SDOUT (Pin 45) will indicate the loss-of-signal condition with a Logic 1. The LOS response time is  $\sim 300$  ns by design but will be dominated by the RC time constant in ac-coupled applications. If the LOS detector is used, the quantizer slice adjust pins must both be tied to VCC. This is to avoid interaction with the LOS threshold level.

Note that it is not expected to use both LOS and slice adjust at the same time. Systems with optical amplifiers need the slice adjust to evade ASE. However, a loss-of-signal in an optical link that uses optical amplifiers causes the optical amplifier output to be full-scale noise. Under this condition, the LOS would not detect the failure. In this case, the loss-of-lock signal indicates the failure because the CDR circuitry is unable to lock onto a signal that is full-scale noise.

### REFERENCE CLOCK

There are three options for providing the reference frequency to the ADN2807: differential clock, single-ended clock, or crystal oscillator. See Figure 15 to Figure 17 for example configurations.




Figure 15. Differential REFCLK Configuration




Figure 16. Single-Ended REFCLK Configuration




Figure 17. Crystal Oscillator Configuration

The ADN2807 can accept any of the following reference clock frequencies: 19.44 MHz, 38.88 MHz, and 77.76 MHz at LVTTTL/LVCMOS/LVPECL/LVDS levels, or 155.52 MHz at LVPECL/LVDS levels via the REFCLKN/P inputs, independent of data rate. The input buffer accepts any differential signal with a peak-to-peak differential amplitude of greater than 100 mV (e.g., LVPECL or LVDS) or a standard single-ended low voltage TTL input, providing maximum system flexibility. The appropriate division ratio can be selected using the REFSEL0/1 pins according to Table 6. Phase noise and duty cycle of the reference clock are not critical, and 100 ppm accuracy is sufficient.

An on-chip oscillator to be used with an external crystal is also provided as an alternative to using the REFCLKN/P inputs. Details of the recommended crystal are given in Table 7.

Table 6. Reference Frequency Selection

REFSEL	REFSEL[1..0]	Applied Reference Frequency (MHz)
1	00	19.44
1	01	38.88
1	10	77.76
1	11	155.52
0	XX	REFCLKP/N Inactive. Use 19.44 MHz XTAL on Pins XO1, XO2 (Pull REFCLKP to VCC)

Table 7. Required Crystal Specifications

Parameter	Value
Mode	Series Resonant
Frequency/Overall Stability	19.44 MHz $\pm$ 100 ppm
Frequency Accuracy	$\pm$ 100 ppm
Temperature Stability	$\pm$ 100 ppm
Aging	$\pm$ 100 ppm
ESR	50 $\Omega$ max

REFSEL must be tied to VCC when the REFCLKN/P inputs are active or to VEE when the oscillator is used. No connection between the XO pin and REFCLK input is necessary (Figure 15 to Figure 17). Note that the crystal must operate in series resonant mode, which renders it insensitive to external parasitics. No trimming capacitors are required.

### LOCK DETECTOR OPERATION

The lock detector monitors the frequency difference between the VCO and the reference clock and deasserts the loss-of-lock signal when the VCO is within 500 ppm of center frequency. This enables the phase loop, which then maintains phase lock, unless the frequency error exceeds 0.1%. If this occurs, the loss-of-lock signal is reasserted and control returns to the frequency loop, which will reacquire and maintain a stable clock signal at the output. The frequency loop requires a single external capacitor between CF1 and CF2. The capacitor specification is given in Table 8.

Table 8. Recommended C<sub>F</sub> Capacitor Specification

Parameter	Value
Temperature Range	-40°C to +85°C
Capacitance	>3.0 $\mu$ F
Leakage	<80 nA
Rating	>6.3 V




Figure 18. Transfer Function of LOL




Figure 19. Test Modes

## SQUELCH MODE

When the squelch input is driven to a TTL high state, both the clock and data outputs are set to the zero state to suppress downstream processing. If desired, this pin can be directly driven by the LOS (loss-of-signal) detector output (SDOUT). If the squelch function is not required, the pin must be tied to VEE.

## TEST MODES—BYPASS AND LOOP-BACK

When the bypass input is driven to a TTL high state, the quantizer output is connected directly to the buffers driving the data out pins, thus bypassing the clock recovery circuit (Figure 19). This feature can help the system to deal with nonstandard bit rates.

The loopback mode can be invoked by driving the LOOPEN pin to a TTL high state, which facilitates system diagnostic testing. This will connect the test inputs (TDINP/N) to the clock and data recovery circuit (per Figure 19). The test inputs have internal 50  $\Omega$  terminations and can be left floating when not in use. TDINP/N are CML inputs and can be dc-coupled only when being driven by CML outputs. The TDINP/N inputs must be ac-coupled if driven by anything other than CML outputs. Bypass and loop-back modes are mutually exclusive; only one of these modes can be used at any given time. The [ADN2807](#) is put into an indeterminate state if both BYPASS and LOOPEN pins are set to Logic 1 at the same time.

## APPLICATION INFORMATION

### PCB DESIGN GUIDELINES

Proper RF PCB design techniques must be used for optimal performance.

#### **Power Supply Connections and Ground Planes**

Use of one low impedance ground plane to both analog and digital grounds is recommended. The VEE pins must be soldered directly to the ground plane to reduce series inductance. If the ground plane is an internal plane and connections to the ground plane are made through vias, multiple vias may be used in parallel to reduce the series inductance, especially on Pins 33 and 34, which are the ground returns for the output buffers.

Use of a 10  $\mu$ F electrolytic capacitor between VCC and GND is recommended at the location where the 3.3 V supply enters the PCB. Use of 0.1  $\mu$ F and 1 nF ceramic chip capacitors must be placed between IC power supply VCC and GND as close as possible to the ADN2807 VCC pins. Again, if connections to the supply and ground are made through vias, the use of multiple vias in parallel will help to reduce series inductance, especially on Pins 35 and 36, which supply power to the high speed CLKOUTP/N and DATAOUTP/N output buffers. Refer to the schematic in Figure 20 for recommended connections.

#### **Transmission Lines**

Use of 50  $\Omega$  transmission lines are required for all high frequency input and output signals to minimize reflections, including PIN, NIN, CLKOUTP, CLKOUTN, DATAOUTP, and DATAOUTN (also REFCLKP/N for a 155.52 MHz REFCLK).

It is also recommended that the PIN/NIN input traces are matched in length and that the CLKOUTP/N and DATAOUTP/N traces are matched in length. All high speed CML outputs, CLKOUTP/N and DATAOUTP/N, also require 100  $\Omega$  back termination chip resistors connected between the output pin and VCC. These resistors must be placed as close as possible to the output pins. These 100  $\Omega$  resistors are in parallel with on-chip 100  $\Omega$  termination resistors to create a 50  $\Omega$  back termination (Figure 21).

The high speed inputs, PIN and NIN, are internally terminated with 50  $\Omega$  to an internal reference voltage (Figure 22). A 0.1  $\mu$ F capacitor is recommended between VREF (Pin 4) and GND to provide an ac ground for the inputs.

As with any high speed mixed-signal design, care must be taken to keep all high speed digital traces away from sensitive analog nodes.

#### **Soldering Guidelines for Chip Scale Package**

The leads on the 48-lead LFCSP are rectangular. The printed circuit board pad for these must be 0.1 mm longer than the package lead length and 0.05 mm wider than the package lead width. The land must be centered on the pad. This ensures that solder joint size is maximized. The bottom of the LFCSP has a central exposed pad. The pad on the printed circuit board must be at least as large as this exposed pad. The user must connect the exposed pad to analog VCC. If vias are used, they must be incorporated into the pad at 1.2 mm pitch grid. The via diameter must be between 0.3 mm and 0.33 mm, and the via barrel must be plated with 1 oz. copper to plug the via.






Figure 20. Typical Application Circuit




Figure 21. AC-Coupled Output Configuration




Figure 22. AC-Coupled Input Configuration

## CHOOSING AC COUPLING CAPACITORS

The ac coupling capacitors at the input (PIN, NIN) and output (DATAOUTP, DATAOUTN) of the ADN2807 must be chosen so that the device works properly at both OC-3 and OC-12 data rates. When choosing the capacitors, the time constant formed with the two 50  $\Omega$  resistors in the signal path must be considered. When a large number of consecutive identical digits (CIDs) are applied, the capacitor voltage can drop due to baseline wander (Figure 23), causing pattern dependent jitter (PDJ). For the ADN2807 to work robustly at both OC-3 and OC-12, a minimum capacitor of 0.1  $\mu\text{F}$  to PIN/NIN and 0.1  $\mu\text{F}$  on DATAOUTP/DATAOUTN must be used. This is based on the assumption that 1000 CIDs must be tolerated, and that the PDJ must be limited to 0.01 UI p-p.


## DC-COUPLED APPLICATION

The inputs to the ADN2807 can also be dc-coupled. This may be necessary in burst mode applications where there are long periods of CIDs, and where baseline wander cannot be tolerated. If the inputs to the ADN2807 are dc-coupled, care must be taken not to violate the input range and common-mode level requirements of the ADN2807 (Figure 24 to Figure 26). If dc coupling is required and the output levels of the TIA do not adhere to the levels shown in Figure 25 and Figure 26, there must be level shifting and/or an attenuator between the TIA outputs and the ADN2807 inputs.

## LOL TOGGLING DURING LOSS OF INPUT DATA

If the input data stream is lost due to a break in the optical link (or for any reason), the clock output from the ADN2807 stays within 1000 ppm of the VCO center frequency as long as there is a valid reference clock. The LOL pin will toggle at a rate of several kHz. This is because the LOL pin will toggle between a Logic 1 and Logic 0 while the frequency loop and phase loop swap control of the VCO. The chain of events is as follows:

- The ADN2807 is locked to the input data stream; LOL = 0.
- The input data stream is lost due to a break in the link. The VCO frequency drifts until the frequency error is greater than 1000 ppm. LOL is asserted to a Logic 1 as control of the VCO is passed back to the frequency loop.
- The frequency loop pulls the VCO to within 500 ppm of the center frequency. Control of the VCO is passed back to the phase loop and LOL is deasserted to Logic 0.
- The phase loop tries to acquire, but there is no input data present so the VCO frequency drifts.
- The VCO frequency drifts until the frequency error is greater than 1000 ppm. LOL is asserted to a Logic 1 as control of the VCO is passed back to the frequency loop. This process is repeated until a valid input data stream is re-established.



### NOTES

1. DURING DATA PATTERNS WITH HIGH TRANSITION DENSITY, DIFFERENTIAL DC VOLTAGE AT V1 AND V2 IS 0.
2. WHEN THE OUTPUT OF THE TIA GOES TO CID, V1 AND V1b ARE DRIVEN TO DIFFERENT DC LEVELS. V2 AND V2b DISCHARGE TO THE  $V_{REF}$  LEVEL, WHICH EFFECTIVELY INTRODUCES A DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS.
3. WHEN THE BURST OF DATA STARTS AGAIN, THE DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS IS APPLIED TO THE INPUT LEVELS, CAUSING A DC SHIFT IN THE DIFFERENTIAL INPUT. THIS SHIFT IS LARGE ENOUGH SUCH THAT ONE OF THE STATES, EITHER HIGH OR LOW DEPENDING ON THE LEVELS OF V1 AND V1b WHEN THE TIA WENT TO CID, IS CANCELLED OUT. THE QUANTIZER WILL NOT RECOGNIZE THIS AS A VALID STATE.
4. THE DC OFFSET SLOWLY DISCHARGES UNTIL THE DIFFERENTIAL INPUT VOLTAGE EXCEEDS THE SENSITIVITY OF THE ADN2807. THE QUANTIZER WILL BE ABLE TO RECOGNIZE BOTH HIGH AND LOW STATES AT THIS POINT.

03877-0-023

Figure 23. Example of Baseline Wander




Figure 24. ADN2807 with DC-Coupled Inputs




Figure 26. Maximum Allowed DC-Coupled Input Levels





Figure 25. Minimum Allowed DC-Coupled Input Levels

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WKKD.

Figure 27. 48-Lead Lead Frame Chip Scale Package [LFCSP]  
7 mm × 7 mm Body and 0.75 mm Package Height  
(CP-48-4)

Dimensions shown in millimeters

112/008-B

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADN2807ACPZ	−40°C to +85°C	48-Lead LFCSP	CP-48-4
ADN2807ACPZ-RL	−40°C to +85°C	48-Lead LFCSP	CP-48-4

<sup>1</sup> Z = RoHS Compliant Part.

## NOTES