

Triple Differential Receiver with 300 Meter Adjustable Line Equalization

Data Sheet AD8122

FEATURES

Compensates cables up to 300 meters for wideband video 60 MHz equalized BW at 300 meters of UTP cable 120 MHz equalized BW at 150 meters of UTP cable

Fast time domain performance

70 ns settling time to 1% at 300 meters of UTP cable 7 ns rise/fall times with 2 V step at 300 meters of UTP cable

3 frequency response gain adjustment pins High frequency peaking adjustment (V_{PEAK}) Output low-pass filter cutoff adjustment (V_{FILTER}) Broadband flat gain adjustment (V_{GAIN})

Selectable for UTP or coaxial compensation

DC output offset adjustment pin (V_{OFFSET})

Low output offset voltage: ± 4 mV at G = 1

Compensates both RGB and YPbPr

2 on-chip comparators with hysteresis can be used for common-mode sync pulse extraction

Available in 40-lead, 6 mm × 6 mm LFCSP

APPLICATIONS


Keyboard-video-mouse (KVM)
Digital signage
RGB video over UTP cables
Professional video projection and distribution
HD video
Security video

GENERAL DESCRIPTION

The AD8122 is a high speed, triple differential receiver and equalizer that compensates for the transmission losses of UTP cables up to 300 meters in length and coaxial cables up to 200 meters in length. Various gain stages are summed to best approximate the inverse frequency response of the cable. Each channel features a high impedance differential input with high rejection of common-mode (CM) signals that is ideal for interfacing directly with the cable.

The AD8122 has two control inputs for optimal cable compensation, one LPF control input, an input to select UTP or coaxial cable, and an input to adjust the dc output offset. The cable compensation inputs are used to compensate for different cable lengths: the $V_{\rm PEAK}$ input controls the amount of high frequency peaking, and the $V_{\rm GAIN}$ input adjusts the broadband flat gain to compensate for the flat cable loss. The $V_{\rm FILTER}$ input controls the cutoff frequency of output low-pass filters on each channel.

FUNCTIONAL BLOCK DIAGRAM



The selection of UTP or coaxial cable compensation responses is determined by the binary COAX/ $\overline{\text{UTP}}$ input, which can be left floating in UTP applications. The V_{OFFSET} input allows the dc voltage at the output to be adjusted, which can be useful in dc-coupled systems.

For added flexibility, the gain of each channel can be set to 1 or 2 using the associated gain control pin.

The AD8122 is available in a 6 mm \times 6 mm, 40-lead LFCSP and is rated to operate over the extended temperature range of -40° C to $+85^{\circ}$ C.

TABLE OF CONTENTS

Features	l
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Absolute Maximum Ratings	5
Thermal Resistance	5
Maximum Power Dissipation	5
ESD Caution	5
Pin Configuration and Function Descriptions	5
Typical Performance Characteristics	3
Theory of Operation12	2
Adjustable Control Voltages12	2
Differential Inputs12	2
Outputs	2

	On-Chip Comparators	12
	Input Single-Ended Voltage Range Considerations	12
A	pplications Information	13
	Basic Operation	13
	Input Overdrive Recovery and Protection	13
	Comparator Applications	13
	Sync Pulse Extraction Using Comparators	14
	Using the $V_{\mbox{\tiny PEAK}}, V_{\mbox{\tiny GAIN}}, V_{\mbox{\tiny FILTER}},$ and $V_{\mbox{\tiny OFFSET}}$ Inputs	15
	Using the COAX/UTP Selector	15
	Driving High Impedance Capacitive Loads	15
	Driving 75 Ω Cable with the AD8122	15
	Layout and Power Supply Decoupling Considerations	15
	Input Common-Mode Range	15
	Power-Down	16
О	Outline Dimensions	17
	Ordering Guide	17

REVISION HISTORY

7/12—Revision 0: Initial Version

SPECIFICATIONS

 $T_{A}=25^{\circ}\text{C}, V_{S}=\pm 5 \text{ V, Category 5e UTP cable, input } V_{CM}=0 \text{ V, } V_{OFFSET}=0 \text{ V, } V_{PEAK}, V_{GAIN}, \text{ and } V_{FILTER} \text{ are set to the recommended settings shown in Figure 24, unless otherwise noted. For } G=2, R_{L}=150 \text{ }\Omega \text{ and } V_{OUT}=2 \text{ V p-p; for } G=1, R_{L}=1 \text{ k}\Omega \text{ and } V_{OUT}=1 \text{ V p-p.}$

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DYNAMIC AND NOISE PERFORMANCE					
-3 dB Large Signal Bandwidth	AD8122 only, $G = 1/G = 2$		270/165		MHz
	150 meters of cable, $G = 1/G = 2$		120/110		MHz
	300 meters of cable, $G = 1$, $G = 2$		60		MHz
Slew Rate	$V_{OUT} = 2 \text{ V p-p, AD8122 only, G} = 1, G = 2$		1000		V/µs
10% to 90% Rise/Fall Times	$V_{OUT} = 2 \text{ V step}$, 150 meters of cable, $G = 2$		6		ns
	$V_{OUT} = 2 V$ step, 300 meters of cable, $G = 2$		7		ns
	$V_{OUT} = 1 \text{ V step}$, 150 meters of cable, $G = 1$		6		ns
	$V_{OUT} = 1 \text{ V step}$, 300 meters of cable, $G = 1$		7		ns
Settling Time to 1%	$V_{OUT} = 2 \text{ V step}$, 150 meters of cable, $G = 2$		70		ns
	$V_{OUT} = 2 \text{ V step}$, 300 meters of cable, $G = 2$		70		ns
	$V_{OUT} = 1 \text{ V step}$, 150 meters of cable, G = 1		85		ns
	$V_{OUT} = 1 \text{ V step}$, 300 meters of cable, $G = 1$		70		ns
Integrated Output Voltage Noise	150 meters of cable, integrated to 160 MHz, G = 1/G = 2		3.7/6.2		mV rms
	300 meters of cable, integrated to 160 MHz, $G = 1/G = 2$		17/27		mV rms
INPUT PERFORMANCE					
Input Voltage Range	Common mode, $-IN_x = +IN_x$		±4.0		V
Maximum Differential Voltage Swing	$\left \left \left(+ IN_{x} \right) - \left(- IN_{x} \right) \right $		3		V
Voltage Gain Error	$\Delta V_{OUT}/\Delta V_{IN}$, V_{GAIN} set for 0 meters of cable, G = 1		1.5		%
	$\Delta V_{OUT}/\Delta V_{IN}$, V_{GAIN} set for 0 meters of cable, G = 2		0.50		%
Channel-to-Channel Gain Matching	G = 1, G = 2		0.15		%
Common-Mode Rejection (CMR)	$\Delta V_{OUT}/\Delta V_{IN.CM}$				
·	DC , $V_{PEAK} = V_{GAIN} = 0 \text{ V}$, $G = 1/G = 2$		-92/-87		dB
	DC, 300 meters of cable, $G = 1/G = 2$		-89/-85		dB
	1 MHz, 300 meters of cable, $G = 1/G = 2$		-63/-57		dB
	50 MHz, 300 meters of cable, $G = 1/G = 2$		5/10		dB
	100 MHz, 300 meters of cable, G = 1/G = 2		10/14		dB
Input Resistance	Common mode		4.4		ΜΩ
·	Differential		3.7		ΜΩ
Input Capacitance	Common mode		1.0		pF
	Differential		0.5		pF
Input Bias Current			1.1		μA
ADJUSTMENT PINS					'
V _{PEAK} Input Voltage Range	Relative to ground		0 to 2		V
V _{GAIN} Input Voltage Range	Relative to ground		0 to 2		V
V _{OFFSET} Input Current	3		1.1		μA
V _{GAIN} Input Current			-0.5		μA
V _{PEAK} Input Current			±0.6		μΑ
V _{FILTER} Input Current			0.5		μA
V _{OFFSET} to OUT _x Gain	$OUT_x = OUT_B$, OUT_G , OUT_B , range limited by		1		V/V
OFFSE1 X	output swing, $V_{GAIN} = 0 \text{ V, } G = 1$		-		
OUTPUT CHARACTERISTICS					
Output Voltage Swing	G = 1, G = 2		-3.9 to $+3.9$		V
Output Offset Voltage	RTO, $V_{PEAK} = V_{GAIN} = V_{FILTER} = V_{OFFSET} = 0 \text{ V, } G = 1/G = 2$		±4/±8		mV
-	RTO, 300 meters of cable, $G = 1/G = 2$		±10/±30		mV
Output Offset Voltage Drift	RTO, $G = 1/G = 2$		2.6/3.2		μV/°C

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
COMPARATORS					
Output Voltage Level Low, V _{OL}			0.3		V
Output Voltage Level High, V _{OH}			3.3		V
Hysteresis, V _{HYST}			70		mV
Propagation Delay					
Low to High, t _{PD, LH}			14		ns
High to Low, t _{PD, HL}			10		ns
Rise Time, t _{RISE}			8		ns
Fall Time, t _{FALL}			7		ns
Output Resistance, V _{OL}			18		Ω
Output Resistance, V _{OH}			1		Ω
DIGITAL CONTROLS					
COAX/UTP Pin					
Input Voltage Level Low, V _{II}				1.5	V
Input Voltage Level High, V _{IH}		3.5			V
Input Current, Low			±0.7		μΑ
Input Current, High			24		μA
PD Pin					
Input Voltage Level Low, V _{II}				2.9	V
Input Voltage Level High, V _{IH}		3.2			V
Input Current, Low			1		μΑ
Input Current, High			1		μΑ
POWER SUPPLY					
Operating Voltage Range		±4.5		±5.5	V
Positive Quiescent Supply Current			120		mA
Negative Quiescent Supply Current			66		mA
Supply Current Drift, I _{CC}			210		μΑ/°C
Supply Current Drift, I _{FF}			-120		μΑ/°C
Positive Power Supply Rejection	$\Delta V_{OUT}/\Delta V_{SUPPLY}$				
	DC, RTO, 0 meters of cable, $G = 1/G = 2$		-72/-66		dB
	DC, RTO, 300 meters of cable, $G = 1/G = 2$		-68/-62		dB
	100 MHz, RTO, 300 meters of cable, $G = 1/G = 2$		5/8		dB
Negative Power Supply Rejection	$\Delta V_{OUT}/\Delta V_{SUPPLY}$				
	DC, RTO, 0 meters of cable, $G = 1/G = 2$		-88/-80		dB
	DC, RTO, 300 meters of cable, $G = 1/G = 2$		-80/-74		dB
	100 MHz, RTO, 300 meters of cable, G = 1/G = 2		18/14		dB
Positive Supply Current, Powered Down	$V_{PFAK} = V_{GAIN} = V_{FIITER} = 0 \text{ V}$		3.4		mA
Negative Supply Current, Powered Down	$V_{PEAK} = V_{GAIN} = V_{FILTER} = 0 \text{ V}$		0.4		mA
OPERATING TEMPERATURE RANGE	FERN STATE FILIEN	-40		+85	°C

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	11 V
Power Dissipation	See Figure 2
Input Voltage (Any Input)	$V_{S-} - 0.3 \text{ V to } V_{S+} + 0.3 \text{ V}$
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	−40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, the device soldered in a circuit board in still air. This value was measured using a JEDEC standard 4-layer printed circuit board (PCB).

Table 3. Thermal Resistance

Package Type	θ_{JA}	θ _{JC}	Unit
40-Lead LFCSP	39	1.3	°C/W

MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8122 package is limited by the associated rise in junction temperature (T_J) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8122. Exceeding a junction temperature of 175°C for an extended period can result in changes in the silicon devices, potentially causing failure.

The power dissipated in the package (P_D) is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins (V_{S+} and V_{S-}) times the quiescent current (I_S). The power dissipation due to each load current is calculated by multiplying the load current by the voltage difference between the associated power supply and the output voltage. The total power dissipation due to load currents is then obtained by taking the sum of the individual power dissipations. RMS output voltages must be used when dealing with ac signals.

Airflow reduces θ_{JA} . In addition, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduces θ_{JA} . The exposed pad on the underside of the package must be soldered to a pad on the PCB surface that is thermally connected to a solid plane (usually the ground plane) to achieve the specified θ_{JA} .

Figure 2 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 40-lead LFCSP ($\theta_{JA} = 39^{\circ}\text{C/W}$) on a JEDEC standard 4-layer board with the exposed pad soldered to a pad that is thermally connected to a PCB plane. θ_{JA} values are approximations.





Figure 2. Maximum Power Dissipation vs. Ambient Temperature for a 4-Layer Board

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- 1. TO ACHIEVE THE SPECIFIED THERMAL RESISTANCE, THE EXPOSED PAD ON THE UNDERSIDE OF THE PACKAGE MUST BE SOLDERED TO A PAD ON THE PCB SURFACE THAT IS THERMALLY CONNECTED TO A SOLID PLANE WITH A VOLTAGE BETWEEN V_{S+} AND V_{S-}.
- 2. NC = NO INTERNAL CONNECTION.

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 40	NC	No Internal Connection.
2	+IN _{CMP1}	Positive Input, Comparator 1.
3	-IN _{CMP1}	Negative Input, Comparator 1.
4	OUT _{CMP1}	Output, Comparator 1.
5	V _{S+_CMP}	Positive Power Supply, Comparator. Connect to +5 V.
6	V_{S-_CMP}	Negative Power Supply, Comparator. Connect to –5 V.
7	OUT _{CMP2}	Output, Comparator 2.
8	-IN _{CMP2}	Negative Input, Comparator 2.
9	+IN _{CMP2}	Positive Input, Comparator 2.
10, 14, 18	V_{s-}	Negative Power Supply, Equalizer Sections. Connect to –5 V.
11	GAIN _B	Blue Channel Gain. Connect to OUT_B for $G = 1$; connect to AGND for $G = 2$.
12	OUT _B	Output, Blue Channel.
13, 17, 21	V_{S+}	Positive Power Supply, Equalizer Sections. Connect to +5 V.
15	GAIN _G	Green Channel Gain. Connect to OUT_G for $G = 1$; connect to AGND for $G = 2$.
16	OUT _G	Output, Green Channel.
19	GAIN _R	Red Channel Gain. Connect to OUT_R for $G = 1$; connect to AGND for $G = 2$.
20	OUT _R	Output, Red Channel.
22	DV_{S-}	Negative Power Supply, Digital Control. Connect to -5 V.
23	V _{OFFSET}	Output Offset Control Voltage.
24	DGND	Digital Ground Reference.
25	V_{GAIN}	Broadband Flat Gain Control Voltage.
26	V_{PEAK}	Equalizer High Frequency Boost Control Voltage.
27	V _{FILTER}	Low-Pass Filter Cutoff Frequency Adjustment Control Voltage.
28	PD	Power-Down.
29	$DV_{S_{+}}$	Positive Power Supply, Digital Control. Connect to +5 V.
30	COAX/UTP	Cable Compensation Control Input. Connect this pin to Logic 1 for coaxial cable; connect this pin to Logic 0 for UTP cable. This input can be left floating in UTP applications.

Pin No.	Mnemonic	Description
31	+IN _R	Positive Input, Red Channel.
32	$-IN_R$	Negative Input, Red Channel.
33, 36, 39	AGND	Analog Ground Reference.
34	+IN _G	Positive Input, Green Channel.
35	$-IN_G$	Negative Input, Green Channel.
37	+IN _B	Positive Input, Blue Channel.
38	-IN _B	Negative Input, Blue Channel.
	EP	Exposed Pad. To achieve the specified thermal resistance, the exposed pad on the underside of the package must be soldered to a pad on the PCB surface that is thermally connected to a solid plane with voltage between V_s + and V_s –.

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, $V_S = \pm 5$ V, Category 5e UTP cable, input $V_{CM} = 0$ V, $V_{OFFSET} = 0$ V, V_{PEAK} , V_{GAIN} , and V_{FILTER} are set to the recommended settings shown in Figure 24, unless otherwise noted. For G = 2, $R_L = 150$ Ω and $V_{OUT} = 2$ V p-p; for G = 1, $R_L = 1$ k Ω and $V_{OUT} = 1$ V p-p.




Figure 4. Equalized Frequency Response for Various UTP Cable Lengths, G=1




Figure 7. Equalized Frequency Response for Various UTP Cable Lengths, G=2




Figure 5. Equalized Frequency Response for Various Coaxial Cable Lengths, G = 1




Figure 8. Equalized Frequency Response for Various Coaxial Cable Lengths, G=2




Figure 6. Equalized Frequency Response for Various V_{FILTER} Levels, 300 m Cable Length, G = 1




Figure 9. Equalized Frequency Response for Various V_{FILTER} Levels, 300 m Cable Length, G = 2




Figure 10. Equalized –3 dB Bandwidth vs. Cable Length




Figure 11. Integrated Output Noise (1 MHz to 160 MHz) vs. Cable Length




Figure 12. Crosstalk vs. Frequency for 300 m and 150 m Cable Lengths, G=1




Figure 13. Voltage Noise Density vs. Frequency for 300 m and 150 m Cable Lengths, RTO




Figure 14. Integrated Output Noise (1 MHz to 160 MHz) vs. V_{FILTER} for 300 m and 150 m Cable Lengths




Figure 15. Crosstalk vs. Frequency for 300 m and 150 m Cable Lengths, G=2




Figure 16. Input Common-Mode Rejection vs. Frequency for 300 m and 150 m Cable Lengths, G=1




Figure 17. Power Supply Rejection vs. Frequency for 300 m and 150 m Cable Lengths, G = 1




Figure 18. Overdrive Recovery, G = 1




Figure 19. Input Common-Mode Rejection vs. Frequency for 300 m and 150 m Cable Lengths, G = 2




Figure 20. Power Supply Rejection vs. Frequency for 300 m and 150 m Cable Lengths, G = 2




Figure 21. Overdrive Recovery, G = 2




Figure 22. Equalized Pulse Response for 300 m and 150 m Cable Lengths (2 MHz), G = 1




Figure 23. Settling Time to 1%, 300 m Cable Length, G = 1




Figure 24. Recommended Settings for UTP Cable




Figure 25. Equalized Pulse Response for 300 m and 150 m Cable Lengths (2 MHz), G = 2




Figure 26. Settling Time to 1%, 300 m Cable Length, G = 2




Figure 27. Recommended Settings for Coaxial Cable

THEORY OF OPERATION

The AD8122 is a triple, wideband, low noise analog line equalizer that compensates for losses in UTP cables up to 300 meters in length and coaxial cables up to 200 meters in length. The 3-channel architecture is targeted at high resolution RGB applications, but can be used in HD YPbPr applications as well. The transfer function of the AD8122 can be pin selected for UTP or coaxial cable, and the gain of each channel can be set to 1 or 2.

ADJUSTABLE CONTROL VOLTAGES

Four continuously adjustable control voltages, common to the RGB channels, are available to the designer to provide compensation for various cable lengths, as well as for variations in the cable itself.

- The V_{PEAK} pin is used to control the amount of high frequency peaking. The V_{PEAK} control is used to compensate for frequency dependent losses and cable length dependent losses that are present due to the skin effect of the cable.
- The V_{GAIN} pin is used to adjust broadband gain to compensate for low frequency flat losses present in the cable.
- The V_{FILTER} pin is used to adjust the cutoff frequency of the output low-pass filters.
- The V_{OFFSET} pin is an output offset adjustment control that allows the designer to shift the output dc level.

DIFFERENTIAL INPUTS

The AD8122 has high impedance differential inputs that make termination simple and allow dc-coupled signals to be received directly from the cable. The AD8122 inputs can also be used in a single-ended fashion in coaxial cable applications. For differential systems that require a very wide input common-mode range, the AD8143 high voltage, triple differential receiver can be placed in front of the AD8122. For more information, see the Input Common-Mode Range section.

OUTPUTS

The AD8122 has low impedance outputs that are capable of driving a 150 Ω load. In systems where the AD8122 must drive a high impedance capacitive load, it is recommended that a small series resistor be placed between the output and the load to buffer the capacitance. The resistor should not be so large as to reduce the overall bandwidth to an unacceptable level. For more information, see the Driving High Impedance Capacitive Loads section.

ON-CHIP COMPARATORS

Two on-chip comparators can be used for sync pulse extraction in systems that use common-mode sync pulse encoding (see the Sync Pulse Extraction Using Comparators section).

Each comparator can be used in a source-only cable termination scheme by placing a resistor in series with the comparator output. For more information, see the Comparator Applications section.

INPUT SINGLE-ENDED VOLTAGE RANGE CONSIDERATIONS

When using the AD8122 as a receiver, it is important to ensure that its single-ended input voltages stay within their specified ranges. The received single-ended level for each input is calculated by adding the common-mode level of the driver, the single-ended peak amplitude of the received signal, the amplitude of any sync pulses, and other induced common-mode signals, such as ground shifts between the driver and the AD8122 and pickup from external sources, such as power lines and fluorescent lights. For more information, see the Input Common-Mode Range section.

APPLICATIONS INFORMATION BASIC OPERATION

The AD8122 is easy to apply because it contains on chip all components needed for cable loss compensation. Figure 30 shows a basic application circuit for common-mode sync pulse extraction that is compatible with the common-mode sync pulse encoding technique used in the AD8134, AD8142, AD8147, and AD8148 triple differential drivers. If sync pulse extraction is not required, the terminations can be single 100 Ω resistors, and the comparator inputs can be left floating.

INPUT OVERDRIVE RECOVERY AND PROTECTION

Occasional large differential transients can occur on the cable due to a number of causes, such as ESD and switching. When operating the AD8122 at G=1, a differential input that exceeds +3.4~V or -3.4~V causes the output to "stick" at the associated power supply rail (positive rail for positive overdrive, negative rail for negative overdrive). The overdrive condition does not occur in applications with G=2.

The AD8122 recovers from the overdrive condition when the magnitude of the differential input falls below 200 mV. Most video signals return to 0 V nominal during the blanking intervals; therefore, recovery from the overdrive condition in systems that use these signals occurs during the first blanking interval after the overdrive event has ended.

In systems with G=1 and video signals that do not return to 0 V—for example, systems that include dc offsets—it is necessary to prevent the overdrive condition from occurring. Figure 28 shows a protection circuit that limits the differential input voltage to a little over ± 2 V. This circuit should be placed between the termination resistors and each AD8122 differential input.




Figure 28. Required Input Protection for Applications with G = 1

COMPARATOR APPLICATIONS

The two on-chip comparators are most often used to extract video sync pulses from the received common-mode voltages (see the Sync Pulse Extraction Using Comparators section). However, the comparators can also be used to recover sync pulses in sync-on-color applications, to receive differential digital information received on other channels such as the fourth UTP pair, or as general-purpose comparators. Built-in hysteresis helps to eliminate false triggers from noise.

An ideal source terminated transmission line has a source resistance that exactly matches the characteristic impedance of the line and a load impedance that is infinite. When the signal is launched into the source termination, the initial value of the signal is one-half the source value because the signal amplitude is divided by 2 in the voltage divider formed by the source termination and the transmission line. At the load, the signal experiences 100% positive reflection due to the infinite load impedance and is restored to its full value. This technique is commonly used in PCB layouts that involve high speed digital logic.

The comparators are designed to drive source terminated transmission lines and have output resistances of 18 Ω in the low state and 1 Ω in the high state. Because the output resistances are different for each state, a compromise must be made in selecting the external source termination resistor value to match the transmission line impedance. The best approximation to a 50 Ω match that can be achieved in this case is with an external resistor value of approximately 41.2 Ω , which is available as a standard 1% value. See Figure 29 for an illustration of the source termination technique.

Impedance mismatches occur in both the high state and the low state due to the differences in output resistances, resulting in a reflection coefficient of approximately +8.4% (21.5 dB return loss) in the low state, where the total source resistance is 59.2 Ω , and -8.4% (21.5 dB return loss) in the high state, where the total source resistance is 42.2 Ω . This source match is acceptable for digital sync pulses.

Figure 29 shows how to apply source termination to the comparators when driving a 50 Ω transmission line that is high impedance at its receive end.




Figure 29. Using a Comparator with Source Termination

SYNC PULSE EXTRACTION USING COMPARATORS

The AD8122 is useful in many systems that transport computer video signals, which typically comprise red, green, and blue video signals, as well as separate horizontal and vertical sync signals (RGBHV). Because the sync signals are separate and not embedded in the color signals, it is advantageous to transmit them using a simple scheme that encodes them on the three common-mode voltages of the RGB signals. The AD8134, AD8142, AD8147, and AD8148 triple differential drivers are natural complements to the AD8122 because they perform the sync pulse encoding with the necessary circuitry on chip.

The sync encoding equations are as follows:

$$Red V_{CM} = \frac{K}{2} [V - H] \tag{1}$$

Green
$$V_{CM} = \frac{K}{2} \left[-2 \text{ V} \right]$$
 (2)

Blue
$$V_{CM} = \frac{K}{2} [V + H]$$
 (3)


where:

Red V_{CM} , *Green* V_{CM} , and *Blue* V_{CM} are the transmitted common-mode voltages of the respective color signals.

K is an adjustable gain constant that is set by the driver. V and H are the vertical and horizontal sync pulses, respectively, defined with a weight of -1 when the pulses are in their low states

and a weight of +1 when the pulses are in their high states.

For more information about the encoding scheme, see the data sheets for the AD8134, AD8142, AD8147, and AD8148 drivers. Figure 30 shows how the AD8122 comparators can be used to extract the horizontal and vertical sync pulses that are encoded on the RGB common-mode voltages by the drivers.



 $Figure \ 30. \ Basic \ Application \ Circuit \ with \ Common-Mode \ Sync \ Pulse \ Extraction \ (Supplies \ and \ Input \ Protection \ Not \ Shown)$

USING THE VPEAK, VGAIN, VFILTER, AND VOFFSET INPUTS

The V_{PEAK} input is the main peaking control and is used to compensate for the low-pass roll-off in the cable response. The V_{GAIN} input controls the broadband flat gain and is used to compensate for the cable loss that is nominally flat.

The output of each channel contains an on-chip adjustable low-pass filter to reduce high frequency noise. In most applications, the filter cutoff frequency control, V_{FILTER} , is connected directly to the V_{PEAK} voltage to provide the maximum bandwidth and minimum noise for a given V_{PEAK} setting. External low-pass filters are generally not required.

The V_{OFFSET} input is used to produce an offset at the AD8122 output. The output offset is equal to the voltage applied to the V_{OFFSET} input, limited by the output swing limits.

USING THE COAX/UTP SELECTOR

Connect the COAX/UTP input to Logic 1 for coaxial cable or to Logic 0 for UTP cable (see Table 1 for the logic levels). This input has an internal pull-down resistor and can, therefore, be left floating in UTP applications.

DRIVING HIGH IMPEDANCE CAPACITIVE LOADS

In many applications that use RGB over UTP cable, delay correction is required to remove the skew that exists among the three pairs used to carry the RGB signals. The AD8120 is ideally suited to perform this skew correction and can be placed immediately following the AD8122 in the receiver signal chain. The AD8120 has a high input impedance and a fixed gain of 2. When using the AD8120 with the AD8122, configure the AD8122 for a gain of 1 by connecting each video output (OUT $_{\mbox{\tiny R}}$, OUT $_{\mbox{\tiny G}}$, and OUT $_{\mbox{\tiny B}}$) to its respective gain pin (GAIN $_{\mbox{\tiny R}}$, GAIN $_{\mbox{\tiny G}}$, and GAIN $_{\mbox{\tiny B}}$).

In systems where the AD8122 must drive a high impedance capacitive load, a small series resistor must be placed between each of the three AD8122 video outputs and the load to buffer the input capacitance of the device being driven. The resistor value must be small enough to preserve the required bandwidth.

DRIVING 75 Ω CABLE WITH THE AD8122

When the RGB outputs must drive a 75 Ω line instead of a high impedance load, an additional gain of 2 is required to make up for the double termination loss (75 Ω source and load terminations). Each output of the AD8122 (OUT_R, OUT_G, or OUT_B) is easily configured for a gain of 2 by grounding its respective gain pin (GAIN_R, GAIN_G, or GAIN_B).

LAYOUT AND POWER SUPPLY DECOUPLING CONSIDERATIONS

Standard high speed PCB layout practices should be adhered to when designing with the AD8122. A solid ground plane is required, and controlled impedance traces should be used when interconnecting the high speed signals. Place source termination resistors on all of the outputs as close as possible to the output pins.

The exposed pad on the underside of the AD8122 must be soldered to a pad on the PCB surface that is thermally connected to a solid plane (usually the ground plane) to achieve the specified θ_{JA} . Use several thermal vias to make the connection between the pad and the PCB planes.

Place high quality 0.1 μF power supply decoupling capacitors as close as possible to all of the supply pins; use small surface-mount ceramic capacitors. For bulk supply decoupling, tantalum capacitors are recommended.

INPUT COMMON-MODE RANGE

Most applications that use the AD8122 as a receiver use a driver powered from ±5 V supplies. (Suggested drivers include the AD8146, AD8147, AD8148, AD8133, and AD8134.) In such applications, the common-mode voltage on the line is placed at a nominal 0 V relative to the ground potential at the driver and provides optimum immunity from any common-mode anomalies picked up along the cable (including ground shifts between the driver and receiver ends).

The AD8122 input voltage range of ± 4 V typical is sufficient for many of these applications. If a wider input range is required, the AD8143 triple receiver (with an input common-mode range of ± 10.5 V on ± 12 V supplies) can be placed in front of the AD8122. Figure 31 shows this configuration for one channel.




Figure 31. Optional Use of the AD8143 in Front of the AD8122 for Wide Input Common-Mode Range

The Schottky diodes are required to protect the AD8122 from any AD8143 outputs that exceed the AD8122 input limits. The 49.9 Ω resistor limits the fault current and produces a pole at approximately 800 MHz with the effective diode capacitance of 3 pF and the AD8122 input capacitance of 1 pF. The pole lowers the response by only 0.07 dB at 100 MHz and, therefore, has a negligible effect on the signal.

When using a single 5 V supply on the driver side, the common-mode voltage at the driver output is typically 2.5 V (in the case of the AD8142 driver, the common-mode voltage at the output is fixed at 1.5 V). The largest received differential video signal is approximately 700 mV p-p, which adds 175 mV_{PEAK} to each single-ended side of the differential signal and results in a worst-case peak voltage of 2.675 V or 1.675 V on an AD8122 single-ended input (assuming that there is no ground shift between the driver and receiver). Because these levels are within the AD8122 input voltage swing limits, such a system works well as long as the difference in ground potential between the driver and receiver does not cause the input voltage swing to exceed these limits.

When used, common-mode sync signals are generally applied with a peak deviation of 500 mV during the blanking intervals (video signal = 0 V), increasing the common-mode level from 2.5 V to 3.0 V (1.5 V to 2.0 V in the case of the AD8142 driver).

These common-mode levels are below the upper input voltage swing limit of 4 V and, therefore, leave a margin of 1 V or 2 V for ground shifts between the driver and receiver. To increase the common-mode range of the overall system, use one or both of these techniques:

- Power the driver from dual supplies (output common-mode voltage = 0 V).
- Place an AD8143 in front of the AD8122, as shown in Figure 31.

These techniques can be combined or applied separately.

POWER-DOWN

The power-down feature can be used to reduce power consumption when a particular device is not in use. When asserted, the \overline{PD} pin does not place the output in a high-Z state. The input logic levels and supply current in power-down mode are listed in Table 1.

OUTLINE DIMENSIONS




Figure 32. 40-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 6 mm × 6 mm Body, Very Very Thin Quad (CP-40-12) Dimensions shown in millimeters

ORDERING GUIDE

OND ENTITE GOIDE			
Model ¹	Temperature Range	Package Description	Package Option
AD8122ACPZ	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-40-12
AD8122ACPZ-R7	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-40-12
AD8122-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.