

# Quad-Channel Isolators with Integrated DC-to-DC Converters

# Data Sheet **[ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[/ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf)**

### <span id="page-0-1"></span>**FEATURES**

*iso***Power integrated, isolated dc-to-dc converter Up to 150 mW output power Quad dc to 150 Mbps signal isolation channels 24-lead SSOP package with 5.3 mm creepage High temperature operation: 105°C High common-mode transient immunity: 100 kV/μs Safety and regulatory approvals UL recognition (pending) 3750 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice 5A (pending) VDE certificate of conformity (pending) DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 565 V peak** 

### <span id="page-0-2"></span>**APPLICATIONS**

**RS-232 transceivers Power supply startup bias and gate drives Isolated sensor interfaces Industrial PLCs** 

### **GENERAL DESCRIPTION**

The [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)ADuM6412<sup>1</sup> are quad-channel digital isolators with *iso*Power®, an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *i*Coupler® technology, the dc-to-dc converter provides regulated, isolated power that is adjustable between 3.15 V and 5.25 V. Popular voltage combinations and the associated power levels are shown i[n Table 1.](#page-0-0) 

Th[e ADuM6410](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[/ADuM6411](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[/ADuM6412 e](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf)liminate the need for a separate, isolated dc-to-dc converters in low power, isolated designs. The *i*Coupler chip-scale transformer technology is used for isolated logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

The [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[ADuM6412 i](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf)solators provide four independent isolation channels in a variety of channel configurations and data rates (see the [Ordering Guide f](#page-28-0)or more information).

### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-3"></span>

<span id="page-0-0"></span>**Table 1. Power Levels** 



#### **Table 2. Data Input/Output Port Assignments**



<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

#### **Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADuM6410-6411-6412.pdf&product=ADuM6410%20ADuM6411%20ADuM6412&rev=0)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.** ©2016 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

## TABLE OF CONTENTS



### <span id="page-1-0"></span>**REVISION HISTORY**

**7/2016—Revision 0: Initial Version**



### <span id="page-2-0"></span>**SPECIFICATIONS**

### <span id="page-2-1"></span>**ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DDP</sub> = V<sub>ISO</sub> = 5 V, V<sub>SEL</sub> resistor network: R1 = 10 kΩ ± 1%, R2 = 30.9 kΩ ± 1% between V<sub>ISO</sub> and GND<sub>ISO</sub> (see [Figure 31\)](#page-25-2). Minimum/maximum specifications apply over the entire recommended operation range, which is  $4.5 V \le V_{\text{DD1}}$ ,  $V<sub>DDP</sub>$ ,  $V<sub>ISO</sub> ≤ 5.5 V$ , and  $-40°C ≤ T_A ≤ +105°C$ , unless otherwise noted. Switching specifications are tested with C<sub>L</sub> = 15 pF and CMOS signal levels, unless otherwise noted.



### **Table 3. DC-to-DC Converters Static Specifications**

### **Table 4. Data Channel Supply Current Specifications**



### **Table 5. Switching Specifications**



### **Table 6. Input and Output Characteristics**



 $1$  l<sub>ox</sub> is the Channel x output current, where x means A, B, C, or D.

 $4$  |CM<sub>H</sub>| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>O</sub>) > 0.8 V<sub>DDx</sub>. |CM<sub>L</sub>| is the maximum commonmode voltage slew rate that can be sustained while maintaining Vo > 0.8 V. The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

 $2$  V<sub>IxH</sub> is the input side logic high.

 $3$  V $_{\text{IxL}}$  is the input side logic low.

### <span id="page-4-0"></span>**ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DDP</sub> = V<sub>ISO</sub> = 3.3 V, V<sub>SEL</sub> resistor network: R1 = 10 k $\Omega$  ± 1%, R2 = 16.9 k $\Omega$  ± 1% between V<sub>ISO</sub> and GND<sub>ISO</sub> (se[e Figure 31\)](#page-25-2). Minimum/maximum specifications apply over the entire recommended operation range, which is 3.0 V ≤ V<sub>DD1</sub>, V<sub>DDP</sub>, V<sub>ISO</sub> ≤ 3.6 V, and −40°C ≤ T<sub>A</sub> ≤ +105°C, unless otherwise noted. Switching specifications are tested with C<sub>L</sub> = 15 pF and CMOS signal levels, unless otherwise noted.



#### **Table 7. DC-to-DC Converter Static Specifications**

### **Table 8. Data Channel Supply Current Specifications**



#### **Table 9. Switching Specifications**



### **Table 10. Input and Output Characteristics**



 $^1$  [CM $_\mathrm{H}$ ] is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V $_\mathrm{o}$ ) > 0.8 V $_\mathrm{Dxx}$  [CM $_\mathrm{L}$ ] is the maximum commonmode voltage slew rate that can be sustained while maintaining Vo > 0.8 V. The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

## Data Sheet **ADuM6410/ADuM6411/ADuM6412**

### <span id="page-6-0"></span>**ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY**

All typical specifications are at T<sub>A</sub> = 25°C, V<sub>DD1</sub> = V<sub>DDP</sub> = 5.0 V, V<sub>ISO</sub> = 3.3 V, V<sub>SEL</sub> resistor network: R1 = 10 kΩ ± 1%, R2 = 16.9 kΩ ± 1% between V<sub>ISO</sub> and GND<sub>ISO</sub> (se[e Figure 31\)](#page-25-2). Minimum/maximum specifications apply over the entire recommended operation range, which is 4.5 V ≤ V<sub>DD1</sub> = V<sub>DDP</sub> ≤ 5.5 V, 3.0 V ≤ V<sub>ISO</sub> ≤ 3.6 V, and  $-40^{\circ}$ C ≤ T<sub>A</sub> ≤ +105<sup>o</sup>C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.





### **Table 12. Data Channel Supply Current Specifications**



### **Table 13. Switching Specifications**



### **Table 14. Input and Output Characteristics**



 $^1$  [CM $_\mathrm{H}$ ] is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V $_\mathrm{o}$ ) > 0.8 V $_\mathrm{Dxx}$  [CM $_\mathrm{L}$ ] is the maximum commonmode voltage slew rate that can be sustained while maintaining Vo > 0.8 V. The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

### <span id="page-8-0"></span>**ELECTRICAL CHARACTERISTICS—2.5 V OPERATION DIGITAL ISOLATOR CHANNELS ONLY**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 2.5$  V. Minimum/maximum specifications apply over the entire recommended operation range: 2.25 V ≤ V<sub>DD1</sub> ≤ 2.75 V, 2.25 V ≤ V<sub>DD2</sub> ≤ 2.75 V, −40°C ≤ T<sub>A</sub> ≤ +105°C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

### **Table 15. Data Channel Supply Current Specifications**



### **Table 16. Switching Specifications**



### **Table 17. Input and Output Characteristics**



 $^1$  [CM $_\mathrm{H}$ ] is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V $_\mathrm{o}$ ) > 0.8 V $_\mathrm{Dxx}$  [CM $_\mathrm{L}$ ] is the maximum commonmode voltage slew rate that can be sustained while maintaining Vo> 0.8 V. The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

### <span id="page-10-0"></span>**ELECTRICAL CHARACTERISTICS—1.8 V OPERATION DIGITAL ISOLATOR CHANNELS ONLY**

All typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 1.8$  V. Minimum/maximum specifications apply over the entire recommended operation range: 1.7 V ≤ V<sub>DD1</sub> ≤ 1.9 V, 1.7 V ≤ V<sub>DD2</sub> ≤ 1.9 V, and -40°C ≤ T<sub>A</sub> ≤ +105°C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

### **Table 18 Data Channel Supply Current Specifications**



### **Table 19. Switching Specifications**



### **Table 20. Input and Output Characteristics**



<sup>1</sup>  $|CM_H|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V<sub>o</sub>) > 0.8 V<sub>DDx</sub>.  $|CM_L|$  is the maximum commonmode voltage slew rate that can be sustained while maintaining  $V_0 > 0.8$  V. The common-mode voltage slew rates apply to both the rising and falling common-mode voltage edges.

### <span id="page-12-0"></span>**PACKAGE CHARACTERISTICS**

### <span id="page-12-4"></span><span id="page-12-3"></span>**Table 21. Thermal and Isolation Characteristics**



<sup>1</sup> The device is considered a 2-terminal device: Pin 1 to Pin 8 are shorted together, and Pin 9 to Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

<sup>3</sup> See th[e Thermal Analysis](#page-26-0) section for thermal model definitions.

### <span id="page-12-1"></span>**REGULATORY APPROVALS**

#### **Table 22.**



<sup>1</sup> In accordance with UL 1577, eac[h ADuM6410](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[/ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) is proof tested by applying an insulation test voltage ≥ 4500 V rms for 1 second (current leakage detection limit =  $10 \mu$ A).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, eac[h ADuM6410](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[/ADuM6411](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[/ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) is proof tested by applying an insulation test voltage ≥1590 V peak for 1 second (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN V VDE V 0884-10 approval.

### <span id="page-12-2"></span>**INSULATION AND SAFETY RELATED SPECIFICATIONS**

<span id="page-12-5"></span>



### <span id="page-13-0"></span>**DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS**

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (\*) marking on packages denotes DIN V VDE V 0884-10 approval.

### **Table 24. VDE Characteristics**





<span id="page-13-2"></span>

### <span id="page-13-1"></span>**RECOMMENDED OPERATING CONDITIONS**



<sup>1</sup> Operation at 105°C requires reduction of the maximum load current as specified i[n Table 26.](#page-14-2)

<sup>2</sup> Each voltage is relative to its respective ground.

### <span id="page-14-0"></span>ABSOLUTE MAXIMUM RATINGS

Ambient temperature  $(T_A) = 25$ °C, unless otherwise noted.

#### <span id="page-14-2"></span>**Table 26.**



<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The V<sub>ISO</sub> pin provides current for dc and dynamic loads on the V<sub>ISO</sub> input/output channels. This current must be included when determining the total V<sub>ISO</sub> supply current. For ambient temperatures between 85°C and 105°C, the maximum allowed current is reduced.

<sup>3</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively. See th[e PCB Layout](#page-25-1) section.

<sup>4</sup> Se[e Figure 2](#page-13-2) for the maximum rated current values for various temperatures.

<sup>5</sup> Common-mode transients refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-14-3"></span>**Table 27. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime1**



<sup>1</sup> Maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier. See th[e Insulation Lifetime](#page-26-4) section for more information.

#### <span id="page-14-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-15-0"></span>PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS







## Data Sheet **ADuM6410/ADuM6411/ADuM6412**













### <span id="page-18-0"></span>**TRUTH TABLES**

### **Table 31. Truth Table (Positive Logic)**



### <span id="page-18-3"></span><span id="page-18-2"></span><span id="page-18-1"></span>**Table 32. Data Section Truth Table (Positive Logic)**



 $^1$  V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of the given channel, respectively. V<sub>ix</sub> and V<sub>ox</sub> refer to the input and output signals of a given channel (Channel A, Channel B, Channel C, or Channel D).

### <span id="page-19-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Power Supply Efficiency at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V



Figure 7. Total Power Dissipation vs. Output Supply Current, IIso, with Data Channels Idle



Figure 8. Isolated I<sub>ISO</sub> as a Function of External Load, No Dynamic Current Draw at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V



Figure 9. Short-Circuit Input Current (I<sub>DDP</sub>) and Power Dissipation vs. V<sub>DD1</sub> Supply Voltage



Figure 10. V<sub>ISO</sub> Transient Load Response, 5 V Output, 10% to 90% Load Step



Figure 11. Transient Load Response, 3 V Output, 10% to 90% Load Step



Figure 12. Transient Load Response, 5 V Input, 3.3 V Output, 10% to 90% Load Step







### Data Sheet **ADuM6410/ADuM6411/ADuM6412**



<span id="page-20-0"></span>Figure 15. Relationship Between Output Voltage and Required Input Voltage, Under Load, to Maintain >80% Duty Factor in the PWM







Figure 17. Power Dissipation vs. Ambient Temperature with a 20 mA Load





<span id="page-21-0"></span>

<span id="page-21-1"></span>*Figure 19. Supply Current per Output Channel vs. Data Rate for 5 V and 3.3 V Operation (No Output Load)*



<span id="page-21-2"></span>*Operation (15 pF Output Load)*



<span id="page-21-3"></span>*Figure 21[. ADuM6410](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf) V<sub>DD1</sub> Supply Current (I<sub>DD1</sub>) vs. Data Rate for 5 V and 3.3 V Operation* 



*Figure 22[. ADuM6410](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf) V<sub>DD2</sub> Supply Current (I<sub>DD2</sub>) vs. Data Rate for 5 V and 3.3 V Operation* 



*Figure 23[. ADuM6411](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf) V<sub>DD1</sub> Supply Current (I<sub>DD1</sub>) vs. Data Rate for 5 V and 3.3 V Operation* 



*Figure 24. [ADuM6411](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf) V<sub>DD2</sub> Supply Current (I<sub>DD2</sub>) vs. Data Rate for 5 V and 3.3 V Operation*



*Figure 25[. ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) V<sub>DD1</sub> Supply Current (I<sub>DD1</sub>) vs. Data Rate for 5 V and 3.3 V Operation*



<span id="page-22-0"></span>*Figure 26[. ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) V<sub>DD2</sub> Supply Current (I<sub>DD2</sub>) vs. Data Rate for 5 V and 3.3 V Operation*

## Data Sheet **ADuM6410/ADuM6411/ADuM6412**



*Figure 27. Propagation Delay, t<sub>PLH</sub> vs. Temperature for 5 V and 3.3 V Operation* 



*Figure 28. Propagation Delay,tPHL vs. Temperature for 5 V and 3.3 V Operation*

## <span id="page-23-0"></span>**TERMINOLOGY**

#### $I_{DD1(0)}$

 $I_{DD1(Q)}$  is the minimum operating current drawn at the  $V_{DD1}$  pin when there is no external load at V<sub>ISO</sub> and the input/output pins are operating below 2 Mbps, requiring no additional dynamic supply current.  $I_{DD1 (Q)}$  reflects the minimum current operating condition.

### $I_{DD1(D)}$

 $I_{DD1(D)}$  is the typical input supply current with all channels simultaneously driven at a maximum data rate of 33 Mbps with full capacitive load representing the maximum dynamic load conditions. Treat resistive loads on the outputs separately from the dynamic load.

### **IDD1 (MAX)**

 $I_{DD1 (MAX)}$  is the input current under full dynamic and  $V_{ISO}$  load conditions.

**ISO (LOAD)**

 $I_{\text{SO (LOAD)}}$  is the current available to load.

### **Propagation Delay, tPHL**

tPHL propagation delay is measured from the 50% level of the falling edge of the  $V_{1x}$  signal to the 50% level of the falling edge of the  $V_{Ox}$  signal.

### **Propagation Delay,**  $t_{\text{PLH}}$

tPLH propagation delay is measured from the 50% level of the rising edge of the VIx signal to the 50% level of the rising edge of the VOx signal.

### **Propagation Delay Skew, t<sub>PSK</sub>**

t<sub>PSK</sub> is the magnitude of the worst-case difference in tPHL and/or tPLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

### **Channel to Channel** Matching,  $t_{PSKCD}/t_{PSKOD}$

Channel to channel matching is the absolute value of the difference in propagation delays between the two channels when operated with identical loads.

### **Minimum Pulse Width**

The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

### **Maximum Data Rate**

The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

### Data Sheet **ADuM6410/ADuM6411/ADuM6412**

### <span id="page-24-0"></span>THEORY OF OPERATION

The dc-to-dc converter section of th[e ADuM6410](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[/ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf) [ADuM6412 w](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf)orks on principles that are common to most modern power supplies. It has a split controller architecture with isolated PWM feedback. V<sub>DDP</sub> power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power transferred to the secondary side is rectified and regulated to a value between 3.15 V and 5.25 V, depending on the setpoint supplied by an external voltage divider (see Equation 1). The secondary  $(V_{ISO})$  side controller regulates the output by creating a PWM control signal that is sent to the primary ( $V_{\text{DDP}}$ ) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

$$
V_{ISO} = 1.225 \text{ V} \frac{(R1 + R2)}{R1} \tag{1}
$$

where:

*R1* is a resistor between V<sub>SEL</sub> and GND<sub>ISO</sub>.  $R2$  is a resistor between  $V_{\text{SEL}}$  and  $V_{\text{ISO}}$ .

Because the output voltage can be adjusted continuously there are an infinite number of operating conditions. This data sheet addresses three discrete operating conditions in the [Specifications s](#page-2-0)ection. Many other combinations of input and output voltage are possible; [Figure 15 s](#page-20-0)hows the supported voltage combinations at room temperature[. Figure 15](#page-20-0) was generated by fixing the VISO load and decreasing the input voltage until the PWM was at 80% duty cycle. Each of the figures represents the minimum input voltage that is required for operation under this criterion. For example, if the application requires 30 mA of output current at 5 V, the minimum input voltage at  $V_{\text{DDP}}$  is 4.25 [V. Figure 15](#page-20-0) also illustrates why the  $V_{\text{DDP}} =$ 3.3 V input and  $V_{ISO} = 5$  V configuration is not recommended. Even at 10 mA of output current, the PWM cannot maintain

less than 80% duty factor, leaving no margin to support load or temperature variations.

Typically, th[e ADuM6410](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[/ADuM6411](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[/ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) dissipate about 17% more power between room temperature and maximum temperature; therefore, the 20% PWM margin covers temperature variations.

The [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[ADuM6412 i](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf)mplement undervoltage lockout (UVLO) with hysteresis on the primary and secondary side input/output pins as well as the  $V_{\text{DDP}}$  power input. This feature ensures that the converter does not go into oscillation due to noisy input power or slow power-on ramp rates.

The digital isolator channels use a high frequency carrier to transmit data across the isolation barrier using *i*Coupler chip scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture shown i[n Figure 29,](#page-24-1) the digital isolator channels have very low propagation delay and high speed. Internal regulators and input/output design techniques allow logic and supply voltages over a wide range from 1.7 V to 5.5 V, offering voltage translation of 1.8 V, 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.

[Figure 29 s](#page-24-1)hows the waveforms of the digital isolator channels that have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the low fail-safe output state sets the output to low.

<span id="page-24-1"></span>

Figure 29. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State

### <span id="page-25-0"></span>APPLICATIONS INFORMATION **PCB LAYOUT**

<span id="page-25-1"></span>The [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) digital isolators with 0.15 W *iso*Power integrated dc-to-dc converters require no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see [Figure 32\)](#page-25-3). Note that low ESR bypass capacitors of 0.01 µF to 0.1  $\mu$ F value are required between the V<sub>DD1</sub> pin and GND<sub>1</sub> pin, and between the V<sub>DD2</sub> pin and GND<sub>ISO</sub> pin, as close to the chip pads as possible, for proper operation of the data channels. The *iso*Power inputs require several passive components to bypass the power effectively as well as set the output voltage and bypass the core voltage regulator (se[e Figure](#page-25-4) 30 through [Figure 32\)](#page-25-3).



<span id="page-25-4"></span>

*Figure 31. VISO Bias and Bypass Components*

<span id="page-25-2"></span>The power supply section of the [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf) [ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) uses a 125 MHz oscillator frequency to efficiently pass power through its chip-scale transformers. Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor; ripple suppression and proper regulation require a large value capacitor. These capacitors are most conveniently connected between the  $V_{\text{DDP}}$  pin and  $\text{GND}_1$  pin, and between the  $V_{\text{ISO}}$  pin and  $\text{GND}_{\text{ISO}}$  pin. To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1  $\mu$ F and 10  $\mu$ F for V<sub>DD1</sub>. The smaller capacitor must have a low ESR; for example, use of a ceramic capacitor is advised. Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm. Installing the bypass capacitor with traces more than 2 mm in length may result in data corruption.

To reduce the level of electromagnetic radiation, the impedance to high frequency currents between the  $V_{ISO}$  and  $GND_{ISO}$  pins and the PCB trace connections can be increased. Using this method of EMI suppression controls the radiating signal at its source by placing surface-mount ferrite beads in series with the V<sub>ISO</sub> and GND<sub>ISO</sub> pins, as seen in [Figure 32.](#page-25-3) The impedance of the ferrite bead is chosen to be about 2 kΩ between the 100 MHz and 1 GHz frequency range, to reduce the emissions at the 125 MHz primary switching frequency and the 250 MHz secondary side rectifying frequency and harmonics. See [Table](#page-25-5)  [33](#page-25-5) for examples of appropriate surface-mount ferrite beads. For additional reduction in emissions, PCB stitching capacitance can be implemented with a high voltage SMT safety capacitor. For optimal performance, it is important that the capacitor is connected directly between GND<sub>1</sub> (Pin 12) and GND<sub>ISO</sub> (Pin 13), as shown in [Figure 32.](#page-25-3) This capacitor is a SMT Size 1812, has a 3 kV voltage rating, and is manufactured by TDK Corporation (C4532C0G3F101K160KA).

<span id="page-25-5"></span>



<span id="page-25-3"></span>In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure these steps can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in [Table 26,](#page-14-2) thereby leading to latch-up and/or permanent damage.

### <span id="page-26-0"></span>**THERMAL ANALYSIS**

Th[e ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[/ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) consist of four internal die attached to a split lead frame with two die attach pads. For the purposes of thermal analysis, the die is treated as a thermal unit, with the highest junction temperature reflected in the  $\theta_{JA}$  value fro[m Table 21.](#page-12-4) The value of  $\theta_{IA}$  is based on measurements taken with the devices mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, th[e ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[/ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) can operate at full load across the full temperature range without derating the output current.

### <span id="page-26-1"></span>**PROPAGATION DELAY RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component (se[e Figure 33\)](#page-26-5). The propagation delay to a logic low output may differ from the propagation delay to a logic high.





<span id="page-26-5"></span>Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal timing is preserved.

Channel to channel matching refers to the maximum amount the propagation delay differs between channels within a single [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf) [ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) components operating under the same conditions.

### <span id="page-26-2"></span>**EMI CONSIDERATIONS**

The dc-to-dc converter section of the [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf) [ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) components must, of necessity, operate at a very high frequency to allow efficient power transfer through the small transformers, which creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. Follow the layout techniques described in the [PCB](#page-25-1)  [Layout](#page-25-1) section. See the [AN-0971 Application Note](http://www.analog.com/AN-0971?doc=ADuM6410-6411-6412.pdf) for the most current PCB layout recommendations for the [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf) [ADuM6412.](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf)

### <span id="page-26-3"></span>**POWER CONSUMPTION**

The V<sub>DDP</sub> power supply input only provides power to the converter. Power for the data channels is provided through  $V_{DD1}$  and  $V_{DD2}$ . These power supplies can be connected to V<sub>DDP</sub> and V<sub>ISO</sub> if desired, or the supplies can receive power from an independent source.

Treat the converter as a standalone supply to be utilized at the discretion of the designer.

The  $V_{DD1}$  or  $V_{DD2}$  supply current at a given channel of the [ADuM6410/](http://www.analog.com/ADuM6410?doc=ADuM6410-6411-6412.pdf)[ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to V<sub>DD1</sub> and V<sub>DD2</sub> are calculated and totaled[. Figure 18](#page-21-0) an[d Figure](#page-21-1) 19 show per channel supply currents as a function of data rate for an unloaded output condition. [Figure](#page-21-2) 20 shows the per channel supply current as a function of data rate for a 15 pF output condition. [Figure 21](#page-21-3) through [Figure 26](#page-22-0) show the total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate for  $ADuM6410/$ [ADuM6411/](http://www.analog.com/ADuM6411?doc=ADuM6410-6411-6412.pdf)[ADuM6412](http://www.analog.com/ADuM6412?doc=ADuM6410-6411-6412.pdf) channel configurations.

### <span id="page-26-4"></span>**INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

### *Surface Tracking*

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the digital isolator channels are presented in [Table 23.](#page-12-5)

### *Insulation Wear Out*

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling show that the primary driver of longterm degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as is shown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime.

$$
V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2}
$$
\n<sup>(1)</sup>

or

$$
V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$
 (2)

where:

*VAC RMS* is the time varying portion of the working voltage. *VRMS* is the total rms working voltage. *VDC* is the dc offset of the working voltage.

#### *Calculation and Use of Parameters Example*

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance and lifetime of a device, se[e Figure 34](#page-27-0) and the following equations.



<span id="page-27-0"></span>The working voltage across the barrier from Equation 1 is

$$
V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2}
$$

$$
V_{RMS} = \sqrt{240^2 + 400^2}
$$

$$
V_{RMS} = 466\text{ V}
$$

This *VRMS* value is the working voltage used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use Equation 2.

$$
V_{AC RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}
$$
  

$$
V_{AC RMS} = \sqrt{466^2 - 400^2}
$$
  

$$
V_{AC RMS} = 240 \text{ V rms}
$$

In this case, the ac rms voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in [Table 27](#page-14-3) for the expected lifetime, which is less than a 60 Hz sine wave, and it is well within the limit for a 50-year service life.

Note that the dc working voltage limit is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.

### <span id="page-28-1"></span>OUTLINE DIMENSIONS



*Figure 35. 24-Lead Shrink Small Outline Package [SSOP] (RS-24) Dimensions shown in millimeters*

### <span id="page-28-0"></span>**ORDERING GUIDE**



<sup>1</sup> Z = RoHS Compliant Part.<br><sup>2</sup> The EVAL-ADuM5411EBZ is packaged with th[e ADuM5411BRSZ](http://www.analog.com/ADuM5411?doc=ADuM5410-5411-5412.pdf) installed.

<sup>3</sup> The EVAL-ADuM5411UEBZ is packaged without a[n ADuM5411](http://www.analog.com/ADuM5411?doc=ADuM5410-5411-5412.pdf) installed.

**©2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D14696-0-7/16(0)**



www.analog.com

Rev. 0 | Page 29 of 29