

Revision History**4Mx16 Auto-AS4C4M16D1A - 66pin TSOPII PACKAGE**

Revision	Details	Date
Rev 1.0	Preliminary datasheet	Dec 2015

Features

- Fast clock rate: 200 MHz
- Differential Clock CK & $\overline{\text{CK}}$
- AEC-Q100 Compliant
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 1M x 16-bit for each bank
- Programmable Mode and Extended Mode Registers
 - CAS Latency: 2, 2.5, 3
 - Burst length: 2, 4, 8
 - Burst Type: Sequential & Interleaved
- Individual byte writes mask control
- DM Write Latency = 0
- Auto Refresh and Self Refresh
- 4096 refresh cycles / 32ms
- Precharge & active power down
- Power supplies: V_{DD} & $V_{\text{DDQ}} = 2.5\text{V} \pm 0.2\text{V}$
- Automotive temperature: $T_A = -40^\circ\text{C} \sim 105^\circ\text{C}$
- Interface: SSTL_2 I/O Interface
- Package: 66 Pin TSOP II, 0.65mm pin pitch
 - Pb free and Halogen free

Overview

The 64Mb DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 64 Mbits. It is internally configured as a quad 1M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK).

Data outputs occur at both rising edges of CK and $\overline{\text{CK}}$. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

The device provides programmable Read or Write burst lengths of 2, 4, 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, 64Mb DDR features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and high performance.


Table 1. Ordering Information

Product part No	Org	Temperature	Max Clock (MHz)	Package
AS4C4M16D1A-5TAN	4Mx 16	Automotive -40°C to 105°C	200	66pin TSOPII

Figure 1. Pin Assignment (Top View)

VDD	1	66	VSS
DQ0	2	65	DQ15
VDDQ	3	64	VSSQ
DQ1	4	63	DQ14
DQ2	5	62	DQ13
VSSQ	6	61	VDDQ
DQ3	7	60	DQ12
DQ4	8	59	DQ11
VDDQ	9	58	VSSQ
DQ5	10	57	DQ10
DQ6	11	56	DQ9
VSSQ	12	55	VDDQ
DQ7	13	54	DQ8
NC	14	53	NC
VDDQ	15	52	VSSQ
LDQS	16	51	UDQS
NC	17	50	NC
VDD	18	49	VREF
NC	19	48	VSS
LDM	20	47	UDM
\overline{WE}	21	46	\overline{CK}
\overline{CAS}	22	45	CK
\overline{RAS}	23	44	CKE
\overline{CS}	24	43	NC
NC	25	42	NC
BA0	26	41	A11
BA1	27	40	A9
A10/AP	28	39	A8
A0	29	38	A7
A1	30	37	A6
A2	31	36	A5
A3	32	35	A4
VDD	33	34	VSS

Figure 2. Block Diagram



Pin Descriptions

Table 2. Pin Details

Symbol	Type	Description
CK, $\overline{\text{CK}}$	Input	Differential Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$. Input and output data is referenced to the crossing of CK and $\overline{\text{CK}}$ (both directions of the crossing)
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.
BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
A0-A11	Input	Address Inputs: A0-A11 are sampled during the BankActivate command (row address A0-A11) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge).
$\overline{\text{CS}}$	Input	Chip Select: $\overline{\text{CS}}$ enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when $\overline{\text{CS}}$ is sampled HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple banks. It is considered part of the command code.
$\overline{\text{RAS}}$	Input	Row Address Strobe: The $\overline{\text{RAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ are asserted "LOW" and $\overline{\text{CAS}}$ is asserted "HIGH" either the BankActivate command or the Precharge command is selected by the $\overline{\text{WE}}$ signal. When the $\overline{\text{WE}}$ is asserted "HIGH" the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the $\overline{\text{WE}}$ is asserted "LOW" the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
$\overline{\text{CAS}}$	Input	Column Address Strobe: The $\overline{\text{CAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ is held "HIGH" and $\overline{\text{CS}}$ is asserted "LOW" the column access is started by asserting $\overline{\text{CAS}}$ "LOW". Then, the Read or Write command is selected by asserting $\overline{\text{WE}}$ "HIGH" or "LOW".
$\overline{\text{WE}}$	Input	Write Enable: The $\overline{\text{WE}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals and is latched at the positive edges of CK. The $\overline{\text{WE}}$ input is used to select the BankActivate or Precharge command and Read or Write command.
LDQS, UDQS	Input / Output	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.
LDM, UDM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.
DQ0 - DQ15	Input / Output	Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS & UDQS. The I/Os are byte-maskable during Writes.
V _{DD}	Supply	Power Supply: +2.5V ± 0.2V
V _{SS}	Supply	Ground

V _{DDQ}	Supply	DQ Power: +2.5V ± 0.2V. Provide isolated power to DQs for improved noise immunity.
V _{SSQ}	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
V _{REF}	Supply	Reference Voltage for Inputs: +0.5*V _{DDQ}
NC	-	No Connect: No internal connection, these pins suggest to be left unconnected.

Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Table 3. Truth Table (Note (1), (2))


Command	State	CKE _{n-1}	CKE _n	DM	BA0,1	A10	A0-9,11	CS	RAS	CAS	WE
BankActivate	Idle ⁽³⁾	H	X	X	V	Row address		L	L	H	H
BankPrecharge	Any	H	X	X	V	L	X	L	L	H	L
PrechargeAll	Any	H	X	X	X	H	X	L	L	H	L
Write	Active ⁽³⁾	H	X	X	V	L	Column address (A0 ~ A7)	L	H	L	L
Write and AutoPrecharge	Active ⁽³⁾	H	X	X	V	H		L	H	L	L
Read	Active ⁽³⁾	H	X	X	V	L	Column address (A0 ~ A7)	L	H	L	H
Read and Autoprecharge	Active ⁽³⁾	H	X	X	V	H		L	H	L	H
(Extended) Mode Register Set	Idle	H	X	X	OP code			L	L	L	L
No-Operation	Any	H	X	X	X	X	X	L	H	H	H
Burst Stop	Active ⁽⁴⁾	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
AutoRefresh	Idle	H	H	X	X	X	X	L	L	L	H
SelfRefresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
SelfRefresh Exit	Idle (SelfRefresh)	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Precharge Power Down Mode Entry	Idle	H	L	X	X	X	X	H	X	X	X
								L	H	H	H
Precharge Power Down Mode Exit	Any (PowerDown)	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Active Power Down Mode Entry	Active	H	L	X	X	X	X	H	X	X	X
								L	V	V	V
Active Power Down Mode Exit	Any (PowerDown)	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Data Input Mask Disable	Active	H	X	L	X	X	X	X	X	X	X
Data Input Mask Enable ⁽⁵⁾	Active	H	X	H	X	X	X	X	X	X	X

- Note:**
1. V=Valid data, X=Don't Care, L=Low level, H=High level
 2. CKE_n signal is input level when commands are provided.
CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 3. These are states of bank designated by BA signal.
 4. Device state is 2, 4, 8, burst operation.
 5. LDM and UDM can be enabled respectively.

Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A11 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.

Table 4. Mode Register Bitmap



- Burst Length Field (A2~A0)**

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, and 8.

Table 5. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

- Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4, and 8.

Table 6. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

- Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

Burst Length	Start Address			Sequential	Interleave
	A2	A1	A0		
2	X	X	0	0, 1	0, 1
	X	X	1	1, 0	1, 0
4	X	0	0	0, 1, 2, 3	0, 1, 2, 3
	X	0	1	1, 2, 3, 0	1, 0, 3, 2
	X	1	0	2, 3, 0, 1	2, 3, 0, 1
	X	1	1	3, 0, 1, 2	3, 2, 1, 0
8	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

- CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(\text{min}) \leq \text{CAS Latency} \times t_{CK}$

Table 8. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved

- Test Mode Field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset
X	1	Test mode

- (BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A11 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} . The state of A0 ~ A11, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 11. Extended Mode Register Bitmap




Table 12. Absolute Maximum Rating

Symbol	Item	Values	Unit
V_{IO}	Voltage on I/O Pins Relative to V_{SS}	- 0.5 ~ $V_{DDQ} + 0.5$	V
V_{DD}, V_{DDQ}	Voltage on V_{DD}, V_{DDQ} Supply Relative to V_{SS}	- 1 ~ 3.6	V
V_{IN}	Voltage on Inputs Relative to V_{SS}	- 1 ~ 3.6	V
T_A	Ambient Temperature	- 40 ~ 105	°C
T_{STG}	Storage Temperature	- 55 ~ 150	°C
P_D	Power Dissipation	1	W
I_{OS}	Short Circuit Output Current	50	mA

Note: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.

Table 13. Recommended D.C. Operating Conditions ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 105$ °C)

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Power Supply Voltage	2.3	2.7	V
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V
V_{REF}	Input Reference Voltage	0.49* V_{DDQ}	0.51* V_{DDQ}	V
V_{TT}	Termination Voltage	$V_{REF} - 0.04$	$V_{REF} + 0.04$	V
$V_{IH} (DC)$	Input High Voltage (DC)	$V_{REF} + 0.15$	$V_{DDQ} + 0.3$	V
$V_{IL} (DC)$	Input Low Voltage (DC)	-0.3	$V_{REF} - 0.15$	V
$V_{IN} (DC)$	Input Voltage Level, CK and \overline{CK} inputs	-0.3	$V_{DDQ} + 0.3$	V
$V_{ID} (DC)$	Input Different Voltage, CK and \overline{CK} inputs	0.36	$V_{DDQ} + 0.6$	V
I_{IL}	Input leakage current	-2	2	μA
I_{OZ}	Output leakage current	-5	5	μA
I_{OH}	Output High Current ($V_{OH} = 1.95V$)	-16.2	-	mA
I_{OL}	Output Low Current ($V_{OL} = 0.35V$)	16.2	-	mA

Table 14. Capacitance ($V_{DD} = 2.5V$, $f = 1MHz$, $T_A = 25$ °C)

Symbol	Parameter	TSOP		Delta	Unit
		Min.	Max.		pF
C_{IN1}	Input Capacitance (CK, \overline{CK})	2	3	0.25	pF
C_{IN2}	Input Capacitance (All other input-only pins)	2	3	0.5	pF
C_{IO}	DM, DQ, DQS Input/Output Capacitance	4	5	0.5	pF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested.

Table 15. D.C. Characteristics ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 105^\circ C$)

Parameter & Test Condition	Symbol	-5	Unit
		Max.	
OPERATING CURRENT : One bank; Active-Precharge; $t_{RC}=t_{RC}(\min)$; $t_{CK}=t_{CK}(\min)$; DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	60	mA
OPERATING CURRENT : One bank; Active-Read-Precharge; BL=4; $t_{RC}=t_{RC}(\min)$; $t_{CK}=t_{CK}(\min)$; $I_{out}=0mA$; Address and control inputs changing once per clock cycle	IDD1	66	mA
PRECHARGE POWER-DOWN STANDBY CURRENT : All banks idle; power-down mode; $t_{CK}=t_{CK}(\min)$; CKE=LOW	IDD2P	4.8	mA
IDLE STANDBY CURRENT : CKE = HIGH; \overline{CS} =HIGH(DESELECT); All banks idle; $t_{CK}=t_{CK}(\min)$; Address and control inputs changing once per clock cycle; $V_{IN}=V_{REF}$ for DQ, DQS and DM	IDD2N	30	mA
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power-down mode; CKE=LOW; $t_{CK}=t_{CK}(\min)$	IDD3P	21	mA
ACTIVE STANDBY CURRENT : \overline{CS} =HIGH;CKE=HIGH; one bank active; $t_{RC}=t_{RC}(\max)$; $t_{CK}=t_{CK}(\min)$;Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	48	mA
OPERATING CURRENT BURST READ : BL=2; READs; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; $t_{CK}=t_{CK}(\min)$; $I_{out}=0mA$; 50% of data changing on every transfer	IDD4R	108	mA
OPERATING CURRENT BURST Write : BL=2; WRITEs; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; $t_{CK}=t_{CK}(\min)$; DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	102	mA
AUTO REFRESH CURRENT : $t_{RC}=t_{RFC}(\min)$; $t_{CK}=t_{CK}(\min)$	IDD5	78	mA
SELF REFRESH CURRENT : Self Refresh Mode; CKE $\leq 0.2V$; $t_{CK}=t_{CK}(\min)$	IDD6	4	mA
BURST OPERATING CURRENT 4 bank operation : Four bank interleaving READs; BL=4;with Auto Precharge; $t_{RC}=t_{RC}(\min)$; $t_{CK}=t_{CK}(\min)$; Address and control inputs change only during Active, READ, or WRITE command	IDD7	132	mA


Figure 3. Timing Waveform for IDD7 Measurement at 200 MHz CK Operation


Table 16. Electrical AC Characteristics ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 105^\circ C$)

Symbol	Parameter		-5		Unit
			Min.	Max.	
t _{CK}	Clock cycle time	CL = 2	7.5	12	ns
		CL = 2.5	6	12	ns
		CL = 3	5	12	ns
t _{CH}	Clock high level width		0.45	0.55	t _{CK}
t _{CL}	Clock low level width		0.45	0.55	t _{CK}
t _{DQSCK}	DQS-out access time from CK, \overline{CK}		-0.6	0.6	ns
t _{AC}	Output access time from CK, \overline{CK}		-0.7	0.7	ns
t _{DQSQ}	DQS-DQ Skew		-	0.4	ns
t _{HZ}	DQ & DQS high-impedance time from CK / \overline{CK}		-	0.7	ns
t _{LZ}	DQ & DQS low-impedance time from CK / \overline{CK}		-0.7	0.7	ns
t _{RPRE}	Read preamble		0.9	1.1	t _{CK}
t _{RPST}	Read postamble		0.4	0.6	t _{CK}
t _{DQSS}	CK to valid DQS-in		0.72	1.25	t _{CK}
t _{WPRES}	DQS-in setup time		0	-	ns
t _{WPRE}	DQS write preamble		0.25	-	t _{CK}
t _{WPST}	DQS write postamble		0.4	0.6	t _{CK}
t _{DQSH}	DQS in high level pulse width		0.35	-	t _{CK}
t _{DQSL}	DQS in low level pulse width		0.35	-	t _{CK}
t _{DSS}	DQS falling edge to CK setup time		0.2	-	t _{CK}
t _{DSH}	DQS falling edge hold time from CK		0.2	-	t _{CK}
t _{IS}	Address and Control input setup time		0.7	-	ns
t _{IH}	Address and Control input hold time		0.7	-	ns
t _{DS}	DQ & DM setup time to DQS		0.4	-	ns
t _{DH}	DQ & DM hold time to DQS		0.4	-	ns
t _{QHS}	Data Hold Skew Factor		-	0.5	ns
t _{HP}	Clock half period		(t _{CL} , t _{CH}) _{MIN}	-	ns
t _{QH}	DQ/DQS output hold time from DQS		t _{HP} - t _{QHS}	-	ns
t _{RC}	Row cycle time		55	-	ns
t _{RFC}	Refresh row cycle time		70	-	ns
t _{RAS}	Row active time		40	70k	ns
t _{RCD}	Active to Read or Write Delay		15	-	ns
t _{RP}	Row precharge time		15	-	ns
t _{RRD}	Row active to Row active delay		10	-	ns
t _{WR}	Write recovery time		15	-	ns
t _{WTR}	Internal Write to Read command Delay		10	-	ns
t _{MRD}	Mode register set cycle time		10	-	ns
t _{DAL}	Auto precharge write recovery + Precharge time		t _{WR} + t _{RP}	-	t _{CK}
t _{IPW}	Control and Address input pulse width		2.2	-	ns
t _{DIPW}	DQ & DM input pulse width (for each input)		1.75	-	ns
t _{XS RD}	Self refresh exit to read command delay		200	-	t _{CK}
t _{XS NR}	Exit self refresh to non-read command		75	-	t _{CK}
t _{REFI}	Refresh interval time		-	7.8	μs
t _{RAP}	Active to Autoprecharge Delay		t _{RCD} or t _{RAS} _{MIN}	-	ns

Table 17. Recommended A.C. Operating Conditions ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 105^\circ C$)


Symbol	Parameter	Min.	Max.	Unit
V_{IH} (AC)	Input High Voltage (AC)	$V_{REF} + 0.31$	-	V
V_{IL} (AC)	Input Low Voltage (AC)	-	$V_{REF} - 0.31$	V
V_{ID} (AC)	Input Different Voltage, CK and \overline{CK} inputs	0.7	$V_{DDQ} + 0.6$	V
V_{IX} (AC)	Input Crossing Point Voltage, CK and \overline{CK} inputs	$0.5 * V_{DDQ} - 0.2$	$0.5 * V_{DDQ} + 0.2$	V

Note:

1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC} . Input signals are changed one time during t_{CK} .
4. Power-up sequence is described in Note 6.
5. A.C. Test Conditions

Table 18. SSTL_2 Interface

Reference Level of Output Signals (V_{REF})	$0.5 * V_{DDQ}$
Output Load	Reference to the Test Load
Input Signal Levels	$V_{REF} + 0.35 V / V_{REF} - 0.35 V$
Input Signals Slew Rate	1 V/ns
Reference Level of Input Signals	$0.5 * V_{DDQ}$

Figure 4. SSTL_2 A.C. Test Load


6. Power up Sequence

Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ} , V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200 μ s.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS – enable DLL.
- 6) Issue MRS – reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS – with A8 to low to initialize the mode register.

7. For command/address slew rate $\geq 0.5V/ns$ and $< 1.0V/ns$. For CK & CK slew rate $\geq 1.0V/ns$.

Timing Waveforms

Figure 5. Activating a Specific Row in a Specific Bank




Figure 6. tRCD and tRRD Definition





Figure 7. READ Command



CA=Column Address

BA=Bank Address

EN AP=Enable Autoprecharge

DIS AP=Disable Autoprecharge

 **Don't Care**



Figure 8. Read Burst Required CAS Latencies (CL=3)


Figure 9. Consecutive Read Bursts Required CAS Latencies (CL=3)



DO_n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)


3 subsequent elements of Data Out appear in the programmed order following DO_n

3 (or 7) subsequent elements of Data Out appear in the programmed order following DO_o

Read commands shown must be to the same device

 Don't Care

Figure 10. Non-Consecutive Read Bursts Required CAS Latencies (CL=3)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)

 **Don't Care**

Figure 11. Random Read Accesses Required CAS Latencies (CL=3)



DO n, etc. =Data Out from column n, etc.


n', etc. =the next Data Out following DO n, etc. according to the programmed burst order

Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted

Reads are to active rows in any banks

 Don't Care

Figure 12. Terminating a Read Burst Required CAS Latencies (CL=3)




DO n = Data Out from column n

Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n

 Don't Care

Figure 13. Read to Write Required CAS Latencies (CL=3)




DO n (or o) = Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n

Data in elements are applied following DI o in the programmed order

 Don't Care

Figure 14. Read to Precharge Required CAS Latencies (CL=3)


DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8

3 subsequent elements of Data Out appear in the programmed order following DO n


Precharge may be applied at (BL/2) tCK after the READ command

Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met


 Don't Care

Figure 15. Write Command



CA=Column Address
 BA=Bank Address
 EN AP=Enable Autoprecharge
 DIS AP=Disable Autoprecharge

 Don't Care

Figure 16. Write Max DQSS



DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

 Don't Care

Figure 17. Write Min DQSS



DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

 Don't Care

Figure 18. Write Burst Nom, Min, and Max tDQSS


DI n = Data In for column n


3 subsequent elements of Data are applied in the programmed order following DI n

A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)

DM=UDM & LDM

 Don't Care

Figure 19. Write to Write Max tDQSS


DI n , etc. = Data In for column n,etc.


3 subsequent elements of Data In are applied in the programmed order following DI n

3 subsequent elements of Data In are applied in the programmed order following DI o

Non-interrupted bursts of 4 are shown

DM= UDM & LDM

 Don't Care

Figure 20. Write to Write Max tDQSS, Non Consecutive


DI n, etc. = Data In for column n, etc.


3 subsequent elements of Data In are applied in the programmed order following DI n

3 subsequent elements of Data In are applied in the programmed order following DI o

Non-interrupted bursts of 4 are shown

DM= UDM & LDM

 Don't Care

Figure 21. Random Write Cycles Max tDQSS


DI n, etc. = Data In for column n, etc.

n', etc. = the next Data In following DI n, etc. according to the programmed burst order


Programmed Burst Length 2, 4, or 8 in cases shown

If burst of 4 or 8, the burst would be truncated

Each WRITE command may be to any bank and may be to the same or different devices

DM= UDM & LDM

 Don't Care

Figure 22. Write to Read Max tDQSS Non Interrupting


DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n

A non-interrupted burst of 2 is shown


tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank

DM= UDM & LDM

 Don't Care

Figure 23. Write to Read Max tDQSS Interrupting


DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n

An interrupted burst of 8 is shown, 2 data elements are written


tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank

DM= UDM & LDM

 Don't Care

Figure 24. Write to Read Max tDQSS, ODD Number of Data, Interrupting


DI n = Data In for column n

An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element)


A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank

DM= UDM & LDM

 Don't Care

Figure 25. Write to Precharge Max tDQSS, NON- Interrupting



DI n = Data In for column n

1 subsequent elements of Data In are applied in the programmed order following DI n


A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

DM= UDM & LDM

 Don't Care

Figure 26. Write to Precharge Max tDQSS, Interrupting


DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 2 data elements are written

tWR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point

DM= UDM & LDM

 Don't Care

Figure 27. Write to Precharge Max tDQSS ODD Number of Data Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 1 data element is written

t_{WR} is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


*1 = can be don't care for programmed burst length of 4

*2 = for programmed burst length of 4, DQS becomes don't care at this point

DM= UDM & LDM

 Don't Care

Figure 28. Precharge Command




BA= Bank Address (if A10 is
LOW, otherwise don't care)

 Don't Care

The diagram illustrates the timing for entering and exiting power-down mode. The signals shown are \overline{CK} (inverted clock), CK (clock), CKE (clock enable), and COMMAND. The time axis is marked with clock cycles T0 through Tn+6. The CKE signal is active-low; it transitions from high to low at T1 and back to high at Tn+3. The time interval between these transitions is labeled t_{IS} . The COMMAND signal is shown as a sequence of hexagonal pulses. It is 'VALID' from T0 to T1 and from Tn+5 to Tn+6. It is 'NOP' (No column access in progress) from T2 to T3 and from Tn+4 to Tn+5. It is 'Don't Care' (hatched) at T4, Tn, Tn+1, Tn+2, and Tn+6. Arrows indicate the state of the command at specific times: 'No column access in progress' at T0, 'Enter power-down mode' at T2, and 'Exit power-down mode' at Tn+4. A legend at the bottom right shows a hatched box labeled 'Don't Care'.

The diagram illustrates the timing sequence for the PLL. It shows three signals: \overline{CK} (clock), CMD (command), and CKE (clock enable). The clock signal \overline{CK} is shown as a series of pulses, with a frequency change occurring between T_x and T_{x+1} . The command signal CMD shows a sequence of commands: NOP , NOP , a series of NOP s, $DLL\ RESET$, and $Valid$. The clock enable signal CKE shows a pulse width t_{RP} and a stable new clock period t_{IS} . The diagram also indicates a minimum of 2 clocks required before changing frequency and a 200-clock period before power down exit.


Figure 31. Data input (Write) Timing


DI n = Data In for column n

Burst Length = 4 in the case shown


3 subsequent elements of Data In are applied in the programmed order following DI n

 Don't Care

Figure 32. Data Output (Read) Timing


Burst Length = 4 in the case shown


Figure 33. Initialize and Mode Register Sets



*=VTT is not applied directly to the device, however t_{VTD} must be greater than or equal to zero to avoid device latch-up.

** = t_{MRD} is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.


 Don't Care

Figure 34. Power Down Mode


No column accesses are allowed to be in progress at the time Power-Down is entered

*=If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.

 Don't Care

Figure 35. Auto Refresh Mode



* = " Don't Care" , if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks)

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH

NOP commands are shown for ease of illustration; other valid commands may be possible after t_{RFC}

DM, DQ and DQS signals are all " Don't Care" /High-Z for operations shown


 Don't Care

Figure 36. Self Refresh Mode


* = Device must be in the " All banks idle" state prior to entering Self Refresh mode

** = t_{XSNR} is required before any non-READ command can be applied, and t_{XSRD} (200 cycles of CK) is required before a READ command can be applied.

 **Don't Care**

Figure 37. Read without Auto Precharge


DO n = Data Out from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge


* = "Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH

NOP commands are shown for ease of illustration; other commands may be valid at these times

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

 Don't Care

Figure 38. Read with Auto Precharge


DO n = Data Out from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n


EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

The READ command may not be issued until t_{RAP} has been satisfied. If Fast Autoprecharge is supported, $t_{RAP} = t_{RCD}$, else the READ may not be issued prior to $t_{RASmin} - (BL * t_{CK}/2)$

 Don't Care

Figure 39. Bank Read Access


DO n = Data Out from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge


* = "Don't Care", if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

Note that $t_{RCD} > t_{RCD MIN}$ so that the same timing applies if Autoprecharge is enabled (in which case t_{RAS} would be limiting)

 Don't Care

Figure 40. Write without Auto Precharge


DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data In are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

*=" Don't Care" , if A10 is HIGH at this point


PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm 25\%$ window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

 Don't Care

Figure 41. Write with Auto Precharge


DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DI n


EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although t_{DQSS} is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm 25\%$ window of the corresponding positive clock edge

 Don't Care

Figure 42. Bank Write Access


DI n = Data In from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

*=" Don't Care" , if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the $\pm 25\%$ window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

 Don't Care


[illegible]

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

 Don't Care

Figure 44. 66 Pin TSOP II Package Outline Drawing Information

Units: mm



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
A	---	---	1.2	---	---	0.047
A1	0.05	---	0.2	0.002	---	0.008
A2	0.9	1.0	1.1	0.035	0.039	0.043
b	0.22	---	0.45	0.009	---	0.018
e	---	0.65	---	---	0.026	---
C	0.095	0.125	0.21	0.004	0.005	0.008
D	22.09	22.22	22.35	0.87	0.875	0.88
E	10.03	10.16	10.29	0.395	0.4	0.405
HE	11.56	11.76	11.96	0.455	0.463	0.471
L	0.40	0.5	0.6	0.016	0.02	0.024
L1	---	0.8	---	---	0.032	---
F	---	0.25	---	---	0.01	---
θ	0°	---	8°	0°	---	8°
S	---	0.71	---	---	0.028	---
Δy	---	---	0.10	---	---	0.004

PART NUMBERING SYSTEM

AS4C	4M16D1A	5	T	A	N
DRAM	4M16=4Mx16 D1=DDR A=A Die	5=200MHz	T = TSOPII	A=Automotive (-40° C ~ 105° C)	Indicates Pb and Halogen Free



Alliance Memory, Inc.
 511 Taylor Way,
 San Carlos, CA 94070
 Tel: 650-610-6800
 Fax: 650-620-9211
www.alliancememory.com

Copyright © Alliance Memory
 All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.