D2-4P Family Audio SOC

Intelligent Digital Amplifier PWM Controller and Audio Processor

FN8766
Rev 2.00
Mar 19, 2019

The D2-4P ([ISL59372](#) and [ISL59373](#)) devices are complete System-in-Chip (SoC) Class-D digital audio amplifiers. These devices combine high-performance integrated Power Stages, digital audio processing, and an Intersil Class-D PWM controller to offer a complete, powerful, and very cost-effective audio solution for high volume and cost-critical products.

This 4th generation digital audio Processor (D2-4P) device combines extensive integrated Digital Signal Processor (DSP) audio processing with amplifier control for a complete audio solution. Its ease of integration into the existing system architecture provides a complete support for all system product and amplifier functions.

The four configurable Power Stages operate as four separate Half-Bridge outputs, as two Full-Bridge outputs, or in combinations of Half-Bridge plus Full-Bridge, which provides the ideal loudspeaker drive solutions. Separate PWM outputs provide additional combinations to drive headphone outputs or line-level stereo and subwoofer outputs.

Related Literature

For a full list of related documents, visit our website:

- [ISL59372](#) and [ISL59373](#) device pages

Features

- All digital Class-D amplifier and controller with integrated Digital Signal Processing (DSP)
- Four integrated Power Stages supporting:
  - 2-Channels, Bridged
  - 4-Channels, Half-Bridge
  - 2-Channels, Half-Bridge, plus 1-Channel, Bridged
- Output power (bridged):
  - 20W (8Ω, ≤1% THD); 30W (8Ω, ≤10% THD)
- Fully programmable Digital Signal Processing (DSP):
  - Up to 4-programmable 31-band graphic equalizers
  - Up to 4-programmable 4th, 5th, 6th, and 7th-order biquads
- Tensilica® D2-Audio DSP-based Enhancement Algorithm and DTS® (DTS, 1 PATH) Audio Enhancement Algorithms
- I²S-based to PDM™ digital audio inputs
- Asynchronous sample rate converters; sample rates from 8kHz to 192kHz supported
- Wide 10 to 26V Power Stage HV supply range, plus internally-generated gate drive supply
- Temperature and undervoltage lockout monitoring and individual channel protection

Applications

- PC/ multimedia speakers
- Digital TV audio systems
- Portable device docking stations
- Powered speaker systems

Typical System Implementation

FIGURE 1. SYSTEM APPLICATION IMPLEMENTING 2.1 (TWO-BRIDGE LOUDSPEAKER OUTPUTS PLUS 1 LINE-LEVEL OUTPUT)

Ordering information

PART NUMBER (Notes 1, 2)	PART MARKING	AUDIO PROCESSING PERFORMANCE SUPPORT (Note 3)	TEMP. RANGE (°C)	TAPE AND REEL (QUANTITY) (Note 4)	PACKAGE (RoHS-Compliant)	PKG. DWG. #
D2-4P307-QF	D2-4P307-QF	D2 Audio DSP Sound Enhancement Algorithm	-20 to +85	-	68 Ld QFN	L68.10x10C
D2-4P307-QF-T	D2-4P307-QF	D2 Audio DSP Sound Enhancement Algorithm	-20 to +85	3k	68 Ld QFN	L68.10x10C
D2-4P307-QFB	D2-4P307-QFB	D2 Audio DSP Sound Enhancement Algorithm MS9(MBL) MS10(HQ)*	-20 to +85	-	68 Ld QFN	L68.10x10C
D2-4P307-QFB-T	D2-4P307-QFB	D2 Audio DSP Sound Enhancement Algorithm MS9(MBL) MS10(HQ)*	-20 to +85	3k	68 Ld QFN	L68.10x10C

NOTES:

1. The D2-4P chooses support and re-processing algorithms for the D2 Audio DSP Sound Enhancement Algorithm set. DTS® MBL | MONO HQ™ audio enhancement features. Algorithm support for linear embarrassments is device dependent. See the device part number for feature support.
2. See TB347 for details about reel specifications.
3. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. The Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. For Moisture Sensitivity Level (MSL), see the D2-4P307 and D2-4P307-QFB device pages. For more information about MSL, see TB363.

Table of Contents

D2-4P Family Audio SOC

Absolute Maximum Ratings (Note 1)

Supply Voltage	
AVDD, PVDD, DVDD	-0.3V to +28.0V
PADD, PADD2	-0.3V to 5.0V
GVDD, PLLVDD	-0.3V to 2.0V
Input Current	
VIN1, VIN2, VIN3	-0.3V to PADD +0.3V
IRIN1	-0.3V to PLLVDD +0.3V
Input Current, Any Pin but Supplies	±20mA

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W) θ_{JC} (°C/W)
56 Ld QFN Package (Notes 2, 3)	29 1.5
Maximum Junction Temperature	-40°C to +150°C
Pb-Free Reflow Profile	see TB493

Recommended Operating Conditions

Temperature Range	-20°C to +85°C
High Voltage Supply Voltage, PVDD	
Digital 3.3V Supply Voltage, PADD	3.3V ±10%
Digital 1.8V Supply Voltage, PADD2	1.8V
Core Supply Voltage, GVDD	1.8V
PLL Supply Voltage, PLLVDD	1.8V
Minimum Load Impedance (AVDD,EAD,CADD,R_L)	4Ω

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See TB379.
2. For θ_{JC}, the "case temp" location is the center of the exposed metal pad on the package underside.
3. Detailed thermal parameters are not tested in production.

Electrical Specifications V_{DD} = +24°C, AVDD=25.2VDC, PVDD=+ 24.0VDC = PLLVDD= 1.8V ±5%, PADD=PADD2= 3.3V±10%. All grounds at 0.0V, All voltages referenced to ground, PLL at 25.6/12.8MHz, ADC at 25.6/12.8kHz, over nominal or LET-ATEMP/HTR with typical audio data unless otherwise noted.

SYMBOL	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
Digital Input High Logic Level (Note 4)			2	-	-	V
Digital Input Low Logic Level (Note 4)			-	-	0.8	V
High Level Output Drive Voltage (Except at Pins Driven by Open Drain)		I_{OH} =	PADD -0.4	-	-	V
Low Level Output Drive Voltage (Except at Pins Driven by Open Drain)		I_{OL} =	-	-	0.4	V
High Level Input Current Schmitt Trigger VIN3 Pin		V_{IN} =	0.7	-	PLLVDD	V
Low Level Input Drive Voltage VIN3 Pin		V_{IN} =	-	-	0.3	V
Input Leakage Current (Note 4)			-	-	±10	µA
Input Capacitance			-	-	5	pF
Output Capacitance	All Outputs Except GVDD, VIN1, VIN2, VIN3		-	-	5	pF
	GVDD		-	200	-	pF
	VIN1, VIN2, VIN3		-	20	-	pF
oSCKOUT Power Mode		Hi-Z	-	300	-	nA
Internal Pull-Up Resistance on PWRDWN Pin (oSCKOUT, SCL, SDA, oPDN)			-	300	-	kΩ
Digital 1.8 Supply Pin Voltage, Current		PADD	3	3.3	3.6	V
	Active Current	PADD2	1.7	1.8	1.9	V
	Power Down Current	PADD	-	0.02	-	mA
Core Supply Pins		GVDD	1.7	1.8	1.9	V
	Active Current		-	200	-	mA
	Power Down Current (Note 4)		-	4	-	mA

Electrical Specifications T_A = -10°C to +60°C (0°C≤TJ≤+125°C) + 2.4V≤ V_{DDD} = V_{DDA} ≤ 3.6V ±5%, fMCLK = 24.576MHz, 3.3V±10% unless otherwise noted (TA: all voltages with respect to ground). PLL at 24.576 (5.0V) / DAC 32, 2.5V/1.8V, current sourced per 48 KHz/Mono with typical audio data loading.

Continued

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Analog Supply Pins (V_{DDA})	Power-Down Mode (Note 8)	I_{PWDN}	-	1.7	3.5	µA
	Active Current		-	30	-	mA
	Power-Down Current (Note 8)		-	6	-	mA
DIGITAL REGULATOR						
Crystal Frequency (Fundamental Mode Crystal)		fxtal	20	24.576	25	MHz
Duty Cycle		DC	40	-	60	%
Start-Up Time (Start-Up Time is Oscillator Enable to Stable Clock Supply to Serial Interface Available)		t_{XTALR}	-	5	20	ms
PLL						
VCO Frequency		F_{VCO}	260	294.912	300	MHz
PLL Lock Time (from power/pwd change)			-	-	10	ms
3.3V DIGITAL INPUT						
Input Current for Logic Level		I_{DIN}	-0.95	-	2.4	0.3
PWR Minimum Output Pulse Width		T_{DIN}	-	-	5	µs
3.3V DIGITAL OUTPUT						
Output Level			0.8	3.3	5.7	V
Pulse Width Rejection		T_{WDOUT}	-	200	-	ns
Minimum Output Pulse Width		T_{DOUT}	-	200	-	ns
3.3V (Pulsing) BIDIRECTIONAL OUTPUTS						
Output Level			2.8	3.3	3.7	2.9
Pulse Width Rejection		T_{WDOUT}	-	200	-	ns
Minimum Output Pulse Width		T_{DOUT}	-	200	-	ns
GATE DRIVE SUPPLY AND GATE DRIVE OUTPUTS						
Gate Drive Supply Undervoltage Threshold			-	-	2.9	V
Gate Drive Supply Undervoltage Threshold Hysteresis			-	-	200	mV
Gate Drive Supply Undervoltage Threshold Glitch Rejection			-	-	50	ns
HIGH VOLTAGE SUPPLY						
High Voltage (>VBUS) Undervoltage Protection				7	9	V
Overcurrent Trip Threshold				2	-	A
Overcurrent De-Glitch				200	-	ns
Short-Circuit Current Limit (Peak)				8	-	A
Overcurrent Response Time				20	-	ns
Thermal Shutdown (Power Staging)				160	-	°C
Thermal Shutdown Hysteresis (Power Staging)				20	-	°C

NOTES:

8. All input pins except XTALI.
9. Input leakage applies to all pins except XTALO.
10. Power-down is with device in reset, and clocks stopped.

Performance Specifications

T_A = +25°C, $AVDD_{33}$/$DVDD_{33}$ = 3V, $DVDD_{12}$ = $PLLVDD_{12}$ = 1.8V, AVD_{12}, $PHYVDD_{12}$ = 1.2V, AVD_{25}, $PHYVDD_{25}$ = 2.5V ±5%. All grounds at 0.0V. All voltages referenced to ground. RL of 2KΩ, RLDENG, DAC at 2.5VRMS, over sampling at 227.5KHz/Hz with typical audio data widths.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
T_{WAKE} (Recovery, MOSFETs at +25°C)	T_{WAKE}	-	200	-	mS
T_{SHDN} (Shutdown)	T_{SHDN}	-	1	-	mS
PWM Switching Rate		-	384	-	kHz
nPDN Input 3V Delay	T_{PDNDEF}	-	1.4	-	ms
nPDN Input On-Delay	T_{PDNON}	-	1.4	-	ms
PERFORMANCE					
12Ω THD, Bridged, Load = 8Ω, VDD_{BAT} = 24V	P_{OUT}	-	25	-	W
12Ω THD, Bridged, Load = 8Ω, VDD_{BAT} = 12V	P_{OUT}	-	30	-	W
12Ω THD, Half-Bridge, Load = 8Ω, VDD_{BAT} = 24V	P_{OUT}	-	7	-	W
12Ω THD, Half-Bridge, Load = 8Ω, VDD_{BAT} = 12V	P_{OUT}	-	9	-	W
THD+N					
Load = 8Ω, Power = 2W, Bridged, 2kHz	THD+N	-	0.3	-	%
Load = 8Ω, Power = 2W, Bridged, 2kHz		-	0.05	-	%
SNR	SNR	-	110	-	dB
Efficiency (Power Stage, Load = 8Ω)		-	93	-	%

Serial Audio Interface Port Timing

T_A = -20° C +85°C, $AVDD_{33}$/$DVDD_{33}$ = 3V, $DVDD_{12}$ = $PLLVDD_{12}$ = 1.8V ±5%, $PHYVDD_{12}$ = 1.2V ±5%, AVD_{25}, $PHYVDD_{25}$ = 2.5V ±5%. All grounds at 0.0V. All voltages referenced to ground. RL of 2KΩ, RLDENG, DAC at 2.5VRMS, over sampling at 227.5KHz/Hz with typical audio data widths.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
f_{MCLK}	MCLK Frequency (MCLK)	-	-	12.5	MHz
t_{MCLK}	MCLK Pulse Width (high and low) (MCLK)	40	-	-	%
t_{LRCLKS}	LRCKR Setup to SCLK Rising (LRCK)	20	-	-	ns
t_{LRCLKH}	LRCKR Hold from SCLK Rising (LRCK)	20	-	-	ns
t_{SDS}	SDIN Setup to SCLK Rising (SDIN)	20	-	-	ns
t_{SDH}	SDIN Hold from SCLK Rising (SDIN)	20	-	-	ns

FIGURE 3. SERIAL AUDIO INTERFACE PORT TIMING

Two-Wire I²C Interface Port Timing T_A = -20°C, V_{DDD} = V_{LDO3} = 3.6V (4Y), V_{VDD} = V_{PWRVDD} = 3.3V ±20%. All grounds at 0.0V, all voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
f_{SCL}	SCL Frequency		400	kHz
t_{BUF}	Bus Free Time Between Transmissions	4.7	-	µs
$t_{HD;STA}$	SCL Clock Low	4.7	-	µs
$t_{SU;STA}$	SCL Clock High	4.0	-	µs
$t_{HD;STA}$	Setup Time For a (Repeated) Start	4.7	-	µs
$t_{HD;DAT}$	Start Condition Hold Time	5.0	-	µs
$t_{SU;DAT}$	SDA Hold Time SCL Falling (Note 5)	0 (typical)		ns/clk
$t_{SU;STO}$	SDA Set Up Time to SCL Rising	250		ns
$t_{HD;STO}$	SDA Output Delay Time From SCL Falling	-	3.45	µs
t_r	Rise Time of Both SDA and SCL (Note 4)	-	1	µs
t_f	Fall Time of Both SDA and SCL (Note 4)	-	300	ns
$t_{HD;STO}$	Setup Time For a Stop Condition	4.7	-	µs

NOTES:

4. Data is clocked in as valid on the next SCL(+rising) edge after SCL goes low.
5. Limits established by characterization and not production tested.



FIGURE 3. I²C-BUS INTERFACE TIMING

SPI™ Master Mode Interface Port Timing

T_A = -10 °C, DVDD = PLLVDD = 1.8V ±5%, RVDD = PVRVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{su}	MISO Valid Pre-Clock Edge		8	ns
t_h	MISO Data-on-Clock Edge	3.0		ns
t_{clk}	MISO Valid Post-Clock Edge		2 system clock + 2ns	
t_{MS}	nSS Minimum Width		3 system clocks + 2ns	

SPI™ Slave Mode Interface Port Timing

T_A = -10 °C, DVDD = PLLVDD = 1.8V ±5%, RVDD = PVRVDD = 3.3V ±10%. All grounds at 0.0V. All voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{su}	MOSI Valid Pre-Clock Edge		3 system clocks + 2ns	
t_h	MOSI Data-on-Clock Edge	3.0		ns
t_{clk}	MOSI Valid Post-Clock Edge		2 system clock + 2ns	
t_{MS}	nSS Minimum Width		3 system clocks + 2ns	



FIGURE 6. SPI TIMING

Pin Configuration



Pin Descriptions

Pin No.	Pin Name	I/O Type	Voltage Tolerance (V)	Description
1	nRESET	I	3.3	Active low reset input with hysteresis. A low level activates a system level reset, which initializes all internal registers and program operations. The system initializes the local mode selections on the [R] input pins on the rising edge of nRESET.
2	TEMPERSENSE TDIO	I/O	3.3	Board temperature monitor sysmem's IC pin. Provides 1-Wire® driver strength when operating as an output.
3	SDA	I/O	3.3	Two-wire serial data port, open drain driven with 8mA driver strength. Bidirectional signal used by both the master and slave controllers for data transport. Pin floats as reset.

Pin Descriptions (Continued)

PIN #	NAME	TYPE	VOLTAGE (VDD_IO)	DESCRIPTION
63	SCL	I	3.3	Receiver serial clock, open drain drive with Schmitt-trigger receiver. Bidirectional logical quality for both I2C and SPI modes. Requires external pull-up resistor.
64	SDA	I	3.3	I²C serial mode: bi-directional SDA(I2C) input / data line pin/mode.
65	SDIN	I	3.3	SPI serial mode: data input (SDIN) input / input/out/ put mode/s.
66	LRCK	I	3.3	SPI serial mode: left / right LRCK input / input line/channels.
67	SCLK	O	3.3	SPI serial audio master clock output for external ADC/DAC components, clock rate / ex: reset. Output is an SCLK pin.
68	CVDD	P	3.3	Core power, +1.8VDC is fed to the chip internal DSP, logic, and core blocks.
69	CGND	GND		Core ground.
70	RXD0	GND	3.3	Digital serial ground. Internally connected to PWRGND.
71	RXD0	I	3.3	Digital serial data input (I²S, Tri-S, 2.5 bit) used to receive 2 of the digital I/O and stereo, and receive, a input for the analog audio. Each of these digital inputs can be connected. Internal System control to PWRGND.
72	TEMPEST VDD	P	3.3	Differentiation for the TEMPEST and VDD pins. Clock, dc disconnection of device mode, I/O, pin operates as a SPI clock with Bi-directional strength. Upon internal D2-4P firmware execution, this pin becomes a peripheral/serial clock.
73	+RUN2	O	3.3	Motor signal output. When active low, a mute switch/device mode pin low. The output is a 3-level, stereo PWM signal. Upon internal D2-4P firmware execution, this pin becomes an output pin.
74	VSLL / VSS	I/O	3.3	Volume control pulse input and SPI master output, two output data signal. A bi-directional of disconnection, this pin operates as a SPI master output or slave input (when operating as an output, pin drives) and SPI clock with Bi-directional strength. Upon internal D2-4P firmware execution, this pin becomes an input for monitoring up/down pulses from volume control (one of two volume input pins).
75	TEMPSL / RXD1	I/O	3.3	Slave temperature select pin of TEMPEST and RXD1 serial input data signal. A bi-direction of device mode, this pin operates as a SPI master output or slave input (when operating as an output, pin drives) and SPI clock with Bi-directional strength. Upon internal D2-4P firmware execution, this pin becomes an input for monitoring boost pin/mode.
76	SPIGPIO0	I	3.3	SPI GP digital audio data input.
77	SPIGPIO1	O	3.3	SPI GP digital I/O. Bi-directional pin. Tri-pin / ex to PDIF audio input and drives on Block. 3.3 Bi-direct output to 3.3 SDA. Pin Scan to work.
78	TEST	I	3.3	Hardware test mode control. For factory use only. Must be tied to GND.
79	VRDA	I	3.3	Internal request pad A. One of two IRQ pins, tied to high (3.3V) high or to ground. High/low light status enable/disable for last mode and/or core power detection of the user. pSEMICsyst.
80	VRDB	I	3.3	Internal request pad B. One of two IRQ pins, tied to high (3.3V) high or to ground. High/low light status enable/disable for last mode and/or core power detection of the user. pSEMICsyst.
81	RXD0	GND	3.3	Digital serial ground. Internally connected to PWRGND.
82	SPIMOSI / DTX0	I/O	3.3	Output configuration for serial and I²C/SPI output. Bi-direct mode, this pin operates as an input (and acts as application installed) pull up or pull down connection. In the pin to specify one of four amplifier configurations. Upon internal D2-4P firmware execution, this pin becomes an output and provides a SPI output drive when amplifier protection monitoring detects an error condition. When operating as an output, this pin provides 8mA drive strength. This pin may also be called "PSCLAMP" a master reference designer, functions identical regardless of name.
83	PDWN2 / DTX1	I/O	3.3	Output configuration for serial and power supply sync output. Bi-direct mode, this pin operates as an input (and acts as application installed) pull up or pull down connection. In the pin to specify one of four amplifier configurations. Upon internal D2-4P firmware execution, this pin becomes an output and provides a synchronizing signal to on board power supply circuits. When operating as an output, this pin provides 8mA drive strength. This pin may also be called "PDWN2" a master reference designer, functions identical regardless of name.
84	PROTECT0	I/O	3.3	PWM protection input. Input has hysteresis. This pin is pulse-active monitoring functionality is activated by internal DSP firmware and is dependent on which of the four amplifier configurations is selected.

Pin Descriptions (continued)

PIN	NAME (Note 1, 2)	TYPE	VOLTAGE VDD1_2V	DESCRIPTION
28	PWDN1_N	I/O	3.3	PWM protection input. Input has hysteresis. This pin is also an error monitoring functionality is activated by internal DSP if timeout and it's dependent on bit of the Error Condition configuration is matched.
29	PWDN2_N	I/O	3.3	PWM protection input. Input has hysteresis. This pin is also an error monitoring functionality is activated by internal DSP if timeout and it's dependent on bit of the Error Condition configuration is matched.
30	xSENSE0	O	3.3	Overcurrent protection output, channel 0 as Open-drain. Open-drain 30mA driver with internal 200kΩ pull-up (approximate). Pulls low when under- force overcurrent detection of the output stage.
31	xSENSE1	O	3.3	Overcurrent protection output, channel 0 as Open-drain. Open-drain 30mA driver with internal 200kΩ pull-up (approximate). Pulls low when under- force overcurrent detection of the output stage.
32	xSENSE2	O	3.3	Overcurrent protection output, channel 0 as Open-drain. Open-drain 30mA driver with internal 200kΩ pull-up (approximate). Pulls low when under- force overcurrent detection of the output stage.
33	xSENSE3	O	3.3	Overcurrent protection output, channel 0 as Open-drain. Open-drain 30mA driver with internal 200kΩ pull-up (approximate). Pulls low when under- force overcurrent detection of the output stage.
34	VGDO	P	5V	Output stage 5V high-voltage supply power. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins connect to system "5V" power ground (see Note 3.0)
35	HSLO2	GND	0V	Output stage 5V high-voltage supply ground. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins connect to system "5V" power ground (see Note 3.0)
36	HSLO1	GND	0V	Output stage 5V high-voltage supply ground. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins connect to system "5V" power ground (see Note 3.0)
37	HSLO0	I	5V	PWM power amplifier, channel 0.
38	HSHI0	O	5V	High-side boot strap input, channel 0. Capacitor coupled to OUT0 amplifier output.
39	HSHI1	I	5V	High-side boot strap input, output channel 0. Capacitor coupled to OUT1 amplifier output.
40	HSLO1	I	5V	PWM power amplifier, channel 0.
41	HSLO2	GND	0V	Output stage 5V high-voltage supply ground. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins connect to system "5V" power ground (see Note 3.0)
42	HSDO2	P	5V	Output stage 5V high-voltage supply power. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins connect to system "5V" power ground (see Note 3.0)
43	SUBOUT	O	3.3	Subwoofer" channel PWM output with 3.3Vx4.5 ohm amp.Ch. Connects to filter network for supplying subwoofer amplifier.
44	SNC			Do not connect to this pin.
45	SNC			Connected with external ring mark. Used for setting the overcurrent error detect externally set threshold. The pin needs to be connected to a 402kΩ resistor to ground to set the overcurrent threshold according to the application.
46	VDO1	P	5V	Output stage 5V high-voltage supply power. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins connect to system "5V" power source. The internal +15V supply regulators also operate from this 5VDO1V input.
47	RSDO1	P	5V	5V internal regulator filter connect. A +15 supply is internally generated from the voltage source provided at the VDD pin. RSDO1 is used for external connection of decoupling capacitors.
48	VGDO	P	5V	Output stage 5V high-voltage supply power. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins and the VDD01 pin connect to the system "5V" power source.
49	HCSO0	GND	0V	Output stage 5V high-voltage supply ground. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins connect to system "5V" power ground (see Note 3.0)
50	GATE	O	5V	PWM power amplifier output, channel 0.
51	HSHI0	I	5V	High-side boot strap input, output channel 0. The capacitor couples to the OUT0 amplifier output.
52	HSHI1	I	5V	High-side boot strap input, output channel 0. The capacitor couples to the OUT1 amplifier output.
53	GATE	O	5V	PWM power amplifier, output channel 0.
54	HSDO2	GND	0V	Output stage 5V high-voltage supply ground. Example power pin connects to provided for each of the output stages. 5V of the NSDO2LP pins connect to system "5V" power ground (see Note 3.0)

Pin Descriptions (continued)

Pin	Pin Name (Alternate Name)	Type	Voltage (Tolerance)	Description
83	HDRX-	P	3.3	Output stage (high voltage supply) power. Connect to power source/inductor to provide for each of the output stage. Connect to the same power source as the HDRVDD power source.
84	xHDN	I	3.3	System reset and input power. Active low. When this signal is low, all the circuit blocks become inactive and detect output stages fault, and Gain signal is cleared, internal logic and other volt-excess remain active during this power-down status.
85	LINR	O	3.3	"Right" channel PWM output, with 32mA drive strength. Connects to the filter network to supply the line level analog output.
86	LINL	O	3.3	"Left" channel PWM output, with 32mA drive strength. Connects to the filter network to supply the line level analog output.
87	SDTO2	I	3.3	Serial configuration control select. SDTO2 and SDTO3 are high inputs to select the output configuration mode of the output stages. Connects to either the PWRDVDD ground or PWMDVDD (+3.3V) through a external 10KΩ resistor to select output configuration mode.
88	SDTO3	I	3.3	Serial configuration control select. SDTO2 and SDTO3 are high inputs to select the output configuration mode of the output stages. Connects to either the PWRDVDD ground or PWMDVDD (+3.3V) through a external 10KΩ resistor to select output configuration mode.
89	PWMDVD	P	3.3	PWM output pin ground. Internally connected to HGND.
90	PWRVDD	P	3.3	PWM output pin power supply. Usually used for PWM gate drivers. Internally connected to RVDD.
91	PLLGND	P	1.8	PLL analog ground. Tie to a low voltage ground (GND). RGND through a single point connection to isolate noise current on the board, and minimize effects on the PLL.
92	XTAI	P	1.8	Crystal oscillator analog input pin.
93	XTAO	O	1.8	Crystal oscillator analog output pin (this output drives the crystal and XTALO does not have a drive strength specification).
94	PLLVDD	P	1.8	PLL analog power. 1.8V.
95	VOLC-/ LIN	I/O	3.3	Volume control output signal and GPI slave select. When a device reset is detected, this pin operates as a SPI slave select pin. Internal 32 uA GPI internal resources. this pin becomes an input for monitoring up/down phase pulses from volume control (one of two volume input pins).
96	GNDIO	P	3.3	Core ground
97	CVDD	P	1.8	Core power, +1.8VDC. Used in the chip internal DSP logic, and Interfaces.
98	xRESET	I	3.3	Active low system reset signal with 32mA drive strength. This pin drives low when either the RGND 3.3V external detector, PWMDVDD 3.3V brownout detector, or LED brownout detector goes active (but this output monitors a system reset or LED brownout condition).

NOTES:

13. All pin names are active-high unless otherwise specified. Active-low signals have an "x" prefix, such as xRESET.

14. All power and ground pins with the same name must be tied together to sufficient size of their same name (that is, tie CVDD pins together, CGND pins together, RVDD pins together, and RGND pins together). The CGND and RGND together can be bound and receive the RGND and PWMGND pins are internally connected and tied together on the board.

15. The thermal pad is internally connected to all four AGND ground pins (HGND4, HGND5, HGND6, and HGND7). Any connection to the thermal pad must be made to the common ground for these four ground pins.

Typical Performance Characteristics

Test Considerations

- Typical performance measurements are made using an Audio Precision® 2700 Series audio analyzer.
- Precision power resistors are used for the 8Ω loads/speaker loads.
- Measurements are done using a +5V supply at +25.0VDC.

Full-Bridge Typical Performance Curves

FIGURE 5. THD+N POWER, FULL-BRIDGE

FIGURE 6. THD+N FREQUENCY, FULL-BRIDGE

FIGURE 7. FREQUENCY RESPONSE, FULL-BRIDGE

FIGURE 8. NOISE FLOOR, FULL-BRIDGE

Half-Bridge Typical Performance Curves



FIGURE 9. THD+N vs POWER, HALF-BRIDGE



FIGURE 10. THD+N vs FREQUENCY, HALF-BRIDGE

FIGURE 11. FREQUENCY RESPONSE, HALF-BRIDGE



FIGURE 12. GAIN vs VIN, HALF-BRIDGE


D3-IP Family

Functional Description

Overview

The D2-4P devices, shown in Figure 2.0 on page 2.0, are integrated System-on-Chip (SoC) audio processors and Class D digital audio amplifiers. They offer flexible digital audio selection, signal routing, complete audio processing, PWM amplifiers, and a wide variety of input and output configuration power bridges. Shown in Table 2.0 and PDM digital input support, all I²C and 2-wire MPU control interfaces, provide integration compatibility with existing system architectures and solutions.

The four configurable power stages can operate as four separate Half-Bridge outputs, two Full-Bridge outputs, or in combinations of Half-Bridge plus Full-Bridge outputs. Separate power supplies for each power stage allow for flexible headphone outputs or lower-voltage speaker applications. These application dependent configurations provide for driving 8ohm LED Speaker, 2.1 Speaker, and Stereo 2.0 2W 4ohm Speaker solutions, as well as providing Stereo Line outputs, Headphone outputs, or Subwoofer outputs.

Audio output implementations are defined by the configuration of the internal signal routing and PWM processing blocks and the four amplifier output drivers in Table 2.0. The internal signal routing and processing paths feed a PWM engine, where the five PWM channels are mapped to the configurations of amplifier power bridges and line outputs.

Table 2.0 – Audio Configurations

Configuration	Power Bridge Configuration	Description
0	2.0 (1, 2) or Quad Line Output	• Powered from and right outputs with 2 supported 2Ω full-bridge drivers • Quad line outputs
1	2.0 (1, 2) + L/R Sub Line Out	• Powered from and right outputs with 2 supported 2Ω full-bridge drivers • Stereo left + right line-level outputs • Subwoofer line-level output
2	2.1 L/R Out + Mono	• Two half-bridge drivers for powered left and right outputs • Dependent, full-bridge driver for powered subwoofer output • Two stereo left + right line-level outputs • Crossover filtering included with audio path signal flow
3	2.2 Mono	• Four half-bridge drivers for powered left and right outputs • Crossover filtering included with audio path signal flow

The audio path includes a stereo Sample Rate Converter (SRC), two independent audio processing blocks, and a flexible multi-purpose audio enhancement algorithms.

Programmable parameter storage for audio processing include volume control, path routing and mixing, high/low pass filtering, dynamic range compression/expansion, and loudness. These parameters can be adjusted using the D2 Audio Customization GUI. The GUI runs on a Windows compatible microcontroller through the D2-EP's control interface.

Audio Enhancement Features

The D2-4P family devices include the D2 Audio DSP-based audio enhancement algorithm. Multiple algorithms make up the enhancement algorithms. These device-specific functions are integrated within the firmware as part of the standard audio processing algorithm and are programmed using the D2 GUI.

D2 Audio sound enhancement algorithm (included in the D2-EP2 device):

- 2-channel stereo spatialization
- Bass enhancement
- Content / user/application EQ presets
- Improved vocal clarity
- Automatic noise and stereo image equalization/optimization
- Automatic loudness/over-setup/equalization/correction

DTS® (DTS) WOW HD™

- Included in the D2-4S2-EP device

Each of these enhancements can be in one algorithms, where choice of enhancement is specified by device part number. The D2-4S2-EP device includes only DTS® (DTS) WOW HD™ support. The D2-4S3-EP device includes only DTS® (DTS) WOW HD™ support. These enhancements also have their own unique set of programmable parameters to control operation.

Serial Audio Digital Input

The D2-4P device includes one Serial Audio Interface (SAI) port for digital audio input and output. The SAI supports I²S, LJ, RJ, TDM, and DSP operation modes only, support four I²S digital audio inputs / standard, and can carry up to 24-bit Linear PCM audio words.

The digital audio input from the SAI input port routes directly through the Sample Rate Converter (SRC). Either the I²S digital input or the S/PDIF Digital input can be selected as the audio path source.

S/PDIF Digital Audio I/O

The D2-4P devices include one IEC60958 compliant S/PDIF Digital receiver input and one IEC60958 compatible S/PDIF Digital transmitter.

The S/PDIF Digital receiver input includes an input translator with 5V tolerant inputs, a clock recovery unit, and a data recovery and decode block. The receiver meets the jitter tolerance specified in IEC60958-4.

The IL POWP Digital Input Interface complies with the consumer applications defined in IEC60958-3. The transmitter supports 24-bit audio data, but does not support user data and channel status.

Compressed digital formats are not decoded within the IEC60937-3/IEC61937-3/IEC61937-4 formats. Instead, pass-through mode is supported from the SPDIFRX input to the SPDIFTX output. The SPDIFRX block supports the following IEC60937-3 compliant original compressed audio input bitstream formats that are described in IL POWP Digital output.

Sample Rate Converter

The SRC4HP devices contain a 2-channel asynchronous Sample Rate Converter (SRC) block for the audio input signal/input path. The SRC converts audio data input sampled at one input sample rate to a fixed 48kHz output sample rate. The SRC is used to convert input audio streams to a single rate for system processing.

Audio data processed from the SRC interfaces to the DSP and the IL POWP Digital input section with an input sample rate from 8kHz to 96kHz. The SRC is used to convert the input sample rate to the output sample rate. The SRC is bypassed when the audio is routed by the SRC to further enhance audio quality.

DSP

A 32-bit fixed-point Digital Signal Processor (DSP) controls the majority of audio processing and system control functions on the device.

Audio path signal routing, programmable parameter processing blocks, and control logic are defined within the device's firmware. Inputs, Signal Routing Matrix, and device outputs are all software processed through hardware-specific function blocks such as the DSP core, Sample Rate Converters, and peripheral blocks that work with the internal DSP core hardware, as well as providing for external control of audio processing parameters.

Clock and PLL

Clocks are generated internally using a fundamental-mode crystal connected across the XTAL1/CLKIN pins. XTAL2 is an output, and is used to connect the crystal to the internal oscillator circuitry via either circuit. XTAL2 is an input that connects to the other side of the crystal.

The clock generation section contains a low (PLL to ensure low noise PWM output and a precise master clock source for sample rate conversion and digital audio interfaces. The PLL is fed by either XTAL/ VCO clock operating at 12x the crystal frequency (12 x 24.576MHz) and provides complete device and system timing reference. It is used throughout the device, including clock generators for Universal Interface, system and powersave reset, both, IL POWP Digital transmitters, and PWM engine timing.

Clock and PLL hardware functions are controlled by internal device firmware. They are not programmable and are optimized for device and system operation.

Timers

Two independent timers are used for device and system control. Timer 0 is used for the Watchdog timer and for general applications. The other is used for the Real-Time Clock/Calendar, servicing control algorithms. Two 1/0 ports (TMS and TDI) are associated with the timers. These port functions are performed by the device firmware. Only TMS0 is actually used in relationship to its timer. It is used to clock the Watchdog timer, and to provide one of the comparison monitoring algorithms. Timer 1 is used for internal functions of the device. Its pin (TDI1) is not used for this timing/comparison and is defined by device firmware as the nRESTR input pin.

Audio Outputs

Audio outputs are provided through four output power stages, that are configurable for driving loudspeakers. Three additional PWM outputs are also available for driving low-level audio outputs. Combinations of outputs and their audio processing channel assignment are defined by the device's configuration software setting.

Output Power Stages

The devices include four independent output stages (Figure 24) that are each implemented using a high-side (to-positive HVDD) and low-side (to-negative HVSS) MOSFET. Each output stage's overcurrent monitoring is included in each of these four output stages. Depending on the selected configuration mode, three or four bridge-tied load (BTL) implementations or single half-bridge outputs or as pairs for full-bridge applications.

Audio processed PWM control waveforms are routed to the inputs of the four output stages, labeled on the OUTD1 and OUTD2, OUTC1 and OUTC2, OUTB1 and OUTB2, and OUTA1 and OUTA2 pins. Each output stage has its own high-side and low-side current sensing that feeds it internal monitor logic and provides its nERROR output response. Temperature and overvoltage monitoring also protect status and input to device protection control.

FIGURE 24. OUTPUT STAGE

Output Options

The D2-4F devices provide four configuration options for the audio output pins. Each pin pair can be configured independently by changing the SDOUT_CFG bits in the PWM_CFG0 register. The three defined configurations include:

- Two channels of full bridge, 2quadrant outputs
- Two channels of full bridge, 2quadrant outputs
- Four channels of half-bridge outputs
- Two channels of half-bridge and one channel of full-bridge

Audio processing routing and control supporting the output stage configurations are described in detail in the following sections. In the HBRIDGE_2CH and HBRIDGE_2CH2 pins, Audio path distortion, audio path output routing, and output stage configurations are automatically set to each of the four available modes based on their configuration settings.

PWM Audio Outputs

Three PWM outputs provide audio for up to three bi-tonal audio outputs. Audio processing and power management is handled in these PWM outputs based on the device's available configuration settings.

Using only a single passive filter, the PWM outputs drive headphone speakers or piezo speakers. Three PWM configurations are added. Two PWM configurations can also drive headphone outputs or D_{CLASS} higher-line outputs. (alternately, these PWM outputs can also be used to drive powered outputs using additional power stages on the system design).

Control and Operation

Control Register Summary

The control interface provides access to the registers used for audio processing blocks and functions. The primary control interface (I^2C input or I_2 PDIT master input) and all configuration, status, and control registers. Control registers include the control interface, audio processing engine parameters, and device parameter is defined with its specific register address. Programming details, register identification, and parameter calculations are provided in the D2-4 Family, D2-4F Register API Specification, this present.

I^2C-2-Wire Control Interface

The D-Wire I^2C-compatible control interface allows communication with an external controller. This interface is usable through either an external microcontroller host, or for communication to IEPROMs, or other compatible serial memory devices.

The I^2C interface supports normal and fast mode operation and is multimaster capable. In I2D 4F system application, it operates as an I^2C slave device where the system controller operates as the I^2C master.

Reading and Writing Control Registers

All reads or writes to registers (shown in Register 0 and Register 1) are initiated by the I^2C master device. The Device Address byte, Base Register Address byte, Data byte, and a Write Condition.

Register writes through the I^2C interface are initiated by setting the read/write bit that to write the device address byte. The Write sequence shown in Table 29 on page 54 is described in Table 3.

Table 3. Pseudocode

BYTE	CODE	DESCRIPTION
0	Device Address	Device address with Write bit set
1	Register Address [23:16]	Upper-right bits of address
2	Register Address [15:8]	Middle-right bits of address
3	Register Address [7:0]	Lower-right bits of address
4	Data[31:24]	Upper-right bits of host data
5	Data[23:16]	Middle-right bits of host data
6	Data[7:0]	Lower-right bits of write data

All reads to registers, shown in Register Map on page 36, require two I^2C write sequences. The first write sequence sets the address of reading a block, followed by the device address with the write bit set, and three register address bytes. Next, the master must send a repeated START, send the device address, with the read/write bit set to Read, and read the next three data bytes. The read sequence shown in Table 30 on page 54 is also described in Table 4. Acknowledge (NACK) on the last data byte to send a Stop condition to complete the transaction. The device's control interface acknowledges each byte by pulling SDA low on the bit immediately following each write byte. The read sequence shown in Table 30 is described in Table 4.

Table 4. Pseudocode

BYTE	CODE	DESCRIPTION
0	Device Address	Device address with Write bit set
1	Register Address [23:16]	Upper-right bits of address
2	Register Address [15:8]	Middle-right bits of address
3	Register Address [7:0]	Lower-right bits of address
4	Device Address	Device address with Read bit set
5	Data[31:24]	Upper-right bits of host data
6	Data[23:16]	Middle-right bits of write data
7	Data[7:0]	Lower-right bits of write data



FIGURE 33. I²C WRITE SEQUENCE OPERATION

FIGURE 34. I²C READ SEQUENCE OPERATION

Control Interface Address Spaces

Registers are accessed through the I²C control interface using the I²C channel address of 0xE2. This establishes the device or product under control through I²C communication as the D2-4P.

Registers and memory spaces are defined within the D2-4P for the I²C control interface using 16-bit addressing. The upper byte of the register address (Bits 23:16) determines the internal address space used for control read or write access. The remaining bits (Bits 15:0) determine the actual address within that space.

Programmable settings for the audio processing blocks are internally mapped to the address space defined by the MSByte within bits 23 thru. For example, 0x020xxx, where xxxx is the address for a block within this address space.

Storing Parameters to EEPROM

The D2-4P includes parameters data to an EEPROM. If an EEPROM is installed on the application, the programmable parameters can be stored to the EEPROM memory. This stored data can then be recalled on power reset or powerup.

Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is an alternate serial input port that provides an interface for loading parameter data from an optional EEPROM or Flash device during boot-up operation.

The four SPI interface pins are all shared functions:

- Following a reset condition and while the device is initializing the boot-up process, these four SPI pins (TEMPEN1:SCK, TEMP2_RESO, VOL2, VBSO, VOLO, VBS) function as a SPI input port for external boot loading operations.
- As soon as the boot-up process is completed and the device is ready to begin normal operation, these four pins are no longer used for SPI functions and are available for the firmware for use as dedicated function I/O for amplifier operation.

See the accompanying pin description table for more information about these pin functions.

Reset and Device Initialization

The D2-4P must be reset to initialize and begin proper operation. A system reset is initiated by applying a low level to the #RESET input pin. External hardware should try or a controller within the amplifier system design should provide this reset signal and connect to the #RESET input to initialize the reset process. Device operation begins when the #RESET pin is released from its low active state.

The chip contains power-on-reset sensors and brownout detectors on the 3.3V VCC and PWRVDD power supplies and the 1.8V CORE power supply. A loss or droop of power from these supplies below the minimum levels for 1.8V and 3.3V will cause the internal output pin, driving it low. The #RESET pin should connect to the #RESET input through hardware on the amplifier design to ensure a proper reset occurs if the power supply voltages drop below their design specifications.

At the deactivation of #RESET, the chip reads the status of the boot mode selection pins (PSDA and PSCK) and begins the boot sequence. Boot mode selection pins PSDA and PSCK are sampled on each logic state. These pins are equipped either with high or low on-the-system's design (PCB). The state of these pins that is latched into defines the boot mode operation.

Boot Modes

The D2-4P devices contain embedded firmware to operate the device. The boot mode determines how the embedded firmware is to be programmed and logic can be written to the device after it is operational and running. However, parameter data can also be read at boot time, which allows a saved parameter setting to be used, or allows amplifier function to be set through a system microcontroller connected to the SPI or I2C control port. Several boot modes are possible, allowing control and data to be provided through these boot sources:

- I²C slave (no external microcontroller)
- I²C EEPROM
- Internal device ROM only
- SPI slave

The specific boot mode is selected based on the state of the BOOTMODE[1:0] pins at the time of power-up. The specific boot modes and their functions are shown in Table 4. Note "Boot mode" is not the same as "Operation Mode" which is set by the device-specific functions.

TABLE 4. BOOT MODES

BOOT MODE [1]	BOOT MODE [0]	I²C EEPROM	DESCRIPTION
0	0	I²C Slave	Operates as an I²C slave based on address (ADR) as received over I²C master provides the boot sources
0	1	I²C Master	Operates as an I²C master and boots from internal boot ROM and then EEPROM
1	0	Internal ROM Only	Operates from internal boot ROM only
1	1	SPI Slave	SPI Slave. An external SPI master provides the boot data

The device initializes as defined by its boot mode, but gets its configuration and parameter data from the boot device. This boot device is programmed with configuration data that is created by a system user, such as external controller and an EEPROM, the EEPROM loads first. During this time, the controller must remain off-line [1] to not affect the reading sequence from the EEPROM to complete.

Power Supply Requirements

The device requires operating power for these voltages.

- PVDD1/2 and PLLVDD:
  - 3.3V DC supply voltage
  - PVDD operates between and 0 Vdc
  - PVDD1/2 is the same voltage and is used for the PWM outputs and output stage driver
- CVDD and PLLVDD:
  - 1.8V DC supply voltage
  - CVDD operates the internal processor and DSP core
  - PLLVDD also operates at the internal processor voltage levels, but is provided through a separate connection to allow for additional filtering to provide for improved noise suppression.
- "High Voltage" (VHDD[A/D], and VDDVR)
  - VHDDA and VHDDD and VDDVR are the "high voltage" supplies used for operating each of the four output power stages.
  - VDDVR is used as the source for the on-chip +9V regulator that is used for the output stage drivers.
  - Individual power (VHDD[1:8]) and their corresponding ground (GND) connections are provided for each of the four power stages, providing optimal channel isolation and impedance source connections to each of the outputs. All the VHDD[A/D] VDDVR pins are connected to the same voltage source

Single-Gate Drive Voltage

As one chip-function should prevents the gate drive voltage used for each output stage. A pin is included for each output stage (VHDD[A/D]) for connection of a capacitor (nominal, 0.22uF) to form this pin to the device's PWR function.

Drive is for higher-side FETs on the output stages require a voltage that is higher than the voltage supplied to the VHDD pins. A pumping action of the driving VHDD to this driver produces this "bootstrap" voltage, and uses this capacitor to filter and hold this gate drive voltage. This same capacitor also prevents without needing a connection to an additional power supply voltage.

Power Supply Synchronization

The the PWSYNC (YES) pin provides a power supply synchronization signal for switching power supplies. If power configures this pin to the frequency and duty cycle needed by the switching power supply. This allows synchronization of switching supplies used with the device to operate without generating in-band audio interference signals. But could occur if the switching power supply is not locked to the amplifier switching.

This PWSYNC (YES) pin is a shared pin (see the multiple-purpose pin descriptions in Table 3 on page 10). During the power-up and initialization, the pin operates as one of two configuration input pins. Internal circuitry reads the state of this pin to determine configuration needed. After completing reset and when the device firmware begins operating, this pin becomes the PWSYNC output.

Power Sequence Requirements

Voltage sensors and brownout detectors monitor supply voltages during all modes. The brownout detectors monitor the digital core, monitoring power up, disconnection of supply voltage (VDD), and other specified limits. However, during application of power, the CODE and DUAL LOADING configuration settings should not be brought up together to avoid high current transients that could halt device power supply regulation.

During application of power to the system and while the CODE and DUAL LOADING configuration settings are brought up, both the REGD and PWRFAIL signals (if external +3.3V) shall not exceed the voltage that is present at CVDD. If

$T_{RAMP} > 1000 \times (\text{Min}(V_{DD}) / \text{Max}(dV_{DD}/dt))$ then $V_{DD(max)}$ must be $\leq V_{DD}$ (after CVDD reaches its minimum level).

Where T_{RAMP} is the time between 10% and 90% points on nominal design (3.3V) curve of VDD and dV_{DD}/dt is the slope (positive) of V_{DD} respectively.

The best practice is for all supplies to feed from regulators using a common power on control. Supply skills can be achieved by using a single-low voltage supply power source and regulating the 3.3V and 1.8V supplies from that source. See the application note [TechnicalNote1](#) on page 6 all voltages of the same names must be fed together at the same time.

REGSV

The output stage internal drivers require their own +5VDC supply voltage. An on-chip regulator operates from the 5VDRVSV voltage and produces the 3.3V REGSV. REGSV requires a 0.1µF ceramic capacitor connected to it. The suggested voltage is 3.3V but 0.1µF capacitor should be connected to this pin, and the connection should be as close as possible to the pin. This 5V internal +5V is used only by the output stage drivers. Do not make other connections to this pin.

Pin and Control Block Functions

I/O Control Pins

Several device pins are used as specific function inputs and outputs to control amplifier and device operation. These pins are described briefly in this section. Some pins are described as "reset inputs / outputs. However, the device operation is not programmable, and their specific function is totally defined by the D2-4P Reference Design. The Reset Inputs and Outputs section and the Functional Blocks section are provided to help understand the functional descriptions of the functional blocks where these pins are used.

Some pins, such as the gain pin inputs, use their function and value accordingly to the operational state (for example, resetting, initializing, loading, running) of the D2-4P. Those multiple-purpose pins and their descriptions and uses are described in more detail in [Table 8 on page 23](#).

nPDN Input Pin

The nPDN pin is a control input that is used to power-down the outputs. When this input is pulled low, all audio outputs turn off and the internal oscillator is stopped. The nPDN pin has internal logic to connect to all of the output stage MOSFET gates and other references remain active during this power-down state. Asserting nPDN also causes all non-powered outputs to pull (active) low.

Each of the four output stages incorporates its own latching overcurrent detection circuitry logic. In addition to the separate protection events that occur through firmware control from an associated control bus. Brownout, overvoltage, and overcurrent are other ways to close this hardware latched shutdown, although each may nPDN resets the hardware latched shutdown.

The nPDN pin is active low and is inactive when at logic high. In normal operations, it is held high with pull-up to the REGD supply.

nERROR[0-3] Output Pins

Each of the four output stages includes a low-level overload and overcurrent monitor. An overcurrent or overload condition asserts the nERROR output for that channel.

An undervoltage condition for the voltages used by the output stages also asserts nERROR. The nERROR pin is an open-drain output that requires a pull-up resistor to operate.

The nERROR pins are open drain, active-low, and can be wire-or connected together. Depending on the output stage channel configuration where more than one output stage can be used for the audio channel, nERROR pin connections for that audio channel are connected together to provide the monitoring status.

For applications where the audio power supply pins are derived for an audio channel, the nERROR pins for that a power stage. See the application note [TechnicalNote1](#) on page 6 and the Reference Design Schematic [Schematic1](#) on page 7 for the connections for the different configuration modes.

nREF Pin

The nREF pin sets the overcurrent and overload monitoring threshold. The design requires a 300Ω resistor to connect from this pin to ground.

Configuration Assignment Pin Differences

The pairs of pins are used to configure device operation. All such pin pairs are used for the designated, and their settings must be the appropriate requirements for the configuration mode. The pin pairs are:

- CODE0, CODE1. Defines the output stage topology and operation of the output configuration
- nERROR CFG0, PROTEC CFG1. Defines the audio processing and amplifier control supporting the output configuration

OCFG0, OCFG1 Input Pins

These two pins define the configuration of the four output stages. The OCFG0 pin is shared with the nERROR output pin. The nERROR pin logic ground (PWRGND) is available when all the four output configurations is used in the design. See [Pins Descriptions](#), starting on [page 6](#) for additional information.

nERROR/CFG0 and PSSTNC/CFG1 Pins

These pins define the amplifier configuration mode that the firmware will use during power-up. In addition to the nERROR and OCTFLG pins, that act as operation of the output stages, the nERROR/CFG0 and PSSTNC/CFG1 pins, also establish audio signal processing path assignments and set up monitoring and protection for the configuration mode. The configuration pin logic states are defined by pull-up or pull-down resistors installed on that application.

The configuration defined by these pins is assigned when the CS/ADDR/CFG0 signal rises, its next state. At that time, the high statuses of the PSSTNC/CFG1 and nERROR/ CFG0 pins are latched into internal device registers. These are shared function pins, and after firmware begins executing, their functions are changed to nERROR and PSSTNC. Refer to Table 5 for information about these pins and their shared functions.

Temperature Monitoring

The TEMPINT, NCH, TEMPO, HEAT, and TEMPCNC TEST pins are used for temperature monitoring of the output power transistors. These pins share alternate functions; see the package pinout pin descriptions in Table 5 on page 23. During firmware execution, they operate as inputs and outputs for the measurement applications. Figure 11 shows the circuit for this temperature measurement implementation.

FIGURE 11. TEMPERATURE MONITOR CIRCUIT

A Negative Temperature Coefficient (NTC, 330kΩ) resistor connects to the TEMPO, HEAT pin, and using the resistor's temperature/resistance correlation, the firmware monitors temperature of the NTC resistor. The internal device timing functions associated with the TEDI pin provide calibration that the firmware uses to adjust for any resistance connects to the TEMPINT, NCH pin and is used as a constant room-temperature-dependent reference for this algorithm.

The firmware algorithm is relevant to the DSP. The status from this temperature monitor is used for the temperature protection functions of the device and its application. There are no adjustments or parameters for changing settings.

TABLE 5: DSLAM MODE I/O CONTROL PIN ASSIGNMENT AND OPTIONS

PIN NAME	FOR DSLAM MODE APPLICATION			FOR STAND ALONE OPERATION	
	FUNCTION	I/O	FUNCTION	CONFIGURATION OPTIONS
TEMPSCL/ SDA	Output/ Input	Pseudo-random number source.	Input	Temperature monitor or tamper-detection or monitoring algorithm.	Typical connection is to a 4K EEPROM which is used to store configuration data for stand-alone application.
VOL1/ MISO	Input or Output	SPI master input or slave output. Used for receiving data from SPI slave.	Input	Volume control. Phase B input. Used for encoding.	Typical connection is to a 2.2K pull-up resistor and to a 2.2K volume control encoder.
TEMPSJ/ MOSI	Input or Output	SPI master output or slave input. Used for sending data to SPI slave.	I/O	Temperature monitor or tamper-detection or monitoring algorithm.	Typical connection is to a 22K/47K pull-up resistor. Can be left unconnected if not used in application.
nERROR/ CPOL	Output	CPOL0 Configuration Mode Input Select. Used up-up at pull-down to select CPOL0 mode and to define one of four configurations.	Output	Active low output amplifier protection and monitoring status indication.	Connects to +3.3V via a ground with a 22kΩ resistor to select logic high or low for setting the configuration. Can be left unconnected if the monitor or indicator circuit is unneeded. Leave pin labeled "PDDSP" as same or between settings.
PWRFAIL/ CPOL1	Output	CPOL1 Configuration Mode Input Select. Used up-up at pull-down to select logic high level, or active-low at 0 amplifier configurations.	Output	Sync Output for Synchronizing On-Board Power Supply signals.	Connects to +3.3V via a ground with a 22kΩ resistor to select logic high or low for setting the configuration. Can connect to the clock input of the on-board switching power supply. Leave "PDCLKIN" as same or between settings.
LED2/ nSS	Output	SPI Slave Select.	Input	Volume Control Phase A input. Used for encoding. every encoder volume control.	Typical connection is to +3.3V with 2.2kΩ pull-up resistors and to a 2.2K volume control encoder.

Configuration Setting

The configuration mode is assigned through two pairs of pin settings. When the D2-4F exits its reset state, the logic states of the PWRFAIL/ CPOL1 and nERROR/ CPOL0 pins are latched into internal device registers. During this initialization time, these pins are configured as inputs. After the initialization period, the internal latches are logically decoupled, these pins are re-assigned as outputs for their shared functions, and the internal latched logic state for the pins defines the configuration mode and the device is powered down or reset again. The nERROR and PWRFAIL pins have open-drain, three-state pins must remain in their pull-up or pull-down state.

Selection of one of the four configuration modes is defined by engaging the configuration pins high or low:

- DCPO0 and DCPO1define the output power-stage configuration
- nERROR/ CPO0 and PWRFAIL/ CPO1 define the amplifier and channel configuration

These four pins are connected to either a high level (+3.3V) or low level (ground). Pull-up resistors should be through a 22kΩ resistor and not directly to the supply or ground.

Table 6 on page 23 shows the audio pre-analog channel assignment, audio content, and output assignments for each of the four configuration modes.

Both pairs of configuration setting pins (DCPO0, DCPO1) and (CPO0, CPO1) are latched and should be wired and both must be set to the same configuration mode.

In modes 2 and 3, the filtering for high and low pass processors is applied to the audio signal flow path, enabling the appropriate high or low pass content to be properly filtered for the PWM output channels.

[illegible]

[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	Differential Output Full Bridge (Default)	[illegible]	A	[illegible]	Left Full Bridge		[illegible]			
		[illegible]	B	[illegible]		Right Full Bridge		[illegible]		
		[illegible]					PWM/PWM Muxed (See Right)			
[illegible]	Differential Output Full Bridge + [illegible]	[illegible]	A	[illegible]	Left Full Bridge		[illegible]			
		[illegible]	B	[illegible]		Right Full Bridge		[illegible]		
		[illegible]	[illegible]				PWM/PWM Muxed (See Right)	Left	Right	Both
[illegible]	Differential Half Bridge + Differential [illegible]	[illegible]	A	[illegible]	Left [illegible]		[illegible]			
		[illegible]	B	[illegible]		Right [illegible]	[illegible]			
		[illegible]	[illegible]					Left	Right	
		[illegible]	Both		[illegible] Full Bridge		[illegible]			
[illegible]	Differential Half Bridge [illegible]	[illegible]	A	[illegible]	[illegible]		[illegible]			
		[illegible]	B	[illegible]	Left [illegible]		[illegible]			
		[illegible]	C	[illegible]	Right [illegible]		[illegible]			
		[illegible]	D	[illegible]	Right [illegible]		[illegible]			

NOTE: [illegible]

Protection

The D2-4P devices include multiple protection mechanisms. Output overload and overcurrent detect for each output stage provide two levels of monitoring. Temperature monitoring is provided for each output stage as well. Output short circuit detection is tailored to the output topology.

The D2-4P devices use several strategies to prevent damage from the high voltages, currents, and temperatures present in class-D amplifiers. This protection is also effective against user-induced faults such as clipping, output overload, or output shorts, including both shorted outputs or shorted-ground faults. Protection includes methods such as:

- Output overcurrent
- Output short-circuit
- Over-temperature
- Power-supply brown-out
- Shoot-through overcurrent

Certain levels of protection are managed using on-chip hardware. Other protection is integrated into device firmware, and involves actions to:

- Shut down the outputs for a short circuit, over-temperature, or undervoltage event.
- Shut down the device if power-supply sensors detect voltages dropping below the safe operating threshold.
- Provide initialization and device-hardware (if needed) for power-on reset, power-supply brown-out, and over-temperature events that protect the device at high current conditions.
- Chip-temperature monitoring provides dual threshold status of high temperature conditions, providing both indication and device shutdown if needed.

Error Reporting

The system and device internal monitoring uses an I²C bus (nERROR/CDE), or an output to signal a shorted shutdown event (nSHUTDOWN) to report error conditions. This output can be used to turn on a simple indicator.

The error output is also used to signal an external microcontroller that the I²C bus may be busy. When the error output is low during system initialization, the I²C bus is busy as a master device.

This error output is active low and only two devices can use an error reporting output after the device firmware initialization and begins running. The error pin is shared as an input (see Table 5-1 in the data sheet) for more information about shared function pins).

The error output is active low. The error output is driven low at one of two input pins used to define the configuration mode. A resistor pull-up or pulldown on this pin establishes the mode input configuration at reset. After completing the initialization sequence, these resistors do not affect the error output operation.

Short-Circuit and Overcurrent Sensing

Each PWM output FET includes a dual-threshold overcurrent detection. Overcurrent detection is implemented using two overcurrent comparators:

- The lower (threshold) monitors fault conditions such as shorts and overloads at the loudspeaker outputs.
- The higher threshold monitors fault conditions of the PWM output pin
- The nERROR output asserts for the chosen detecting the fault.
- For the lower level threshold, nERROR remains asserted as though the duration of the overcurrent event.
- For the higher threshold, the output is shut down and the nERROR output is asserted. These conditions remain latched until the controller processes the error by reading and writing bit of the channel's PWM driver the PWM pin fault, when shut down.

The intent is built into the overcurrent detection to suppress PWM switching transient events.

Protection Timing and Control

The overcurrent detection is governed within a pulse or latched logic level depending on the user configuration and device detection of high current. The detector state is presented to the PROTECTED I/O pin.

The PROTECTED pins are used as protection inputs to the device. Configuration of the pins is set by the PROTECTED pin register. The overcurrent detection is governed by the PROTECTED output pins and the PROTECTED input pins are connected between two banks on the output and output mode configuration shown in Table 5-1 on page 23.

Thermal Protection and Monitors

Temperature sensing provides two thresholds of temperature monitoring.

If the device reaches the lower threshold, a warning indication is generated and one level of thermal protection is implemented is triggered.

The higher level thermal protection shuts down the device upon a high-threshold temperature condition. If the device reaches the high-temperature threshold, the device shuts down all of the output stage FET gates. It also drives all 3-state control outputs low (active), providing this shut-down status to the firmware through the connected PROTECTED I/O pins.

Graceful Overcurrent and Short-Circuit

Hard faults from overcurrent or short-circuit conditions shutdown the device. Graceful overcurrent and short-circuit detection shutdown. To lower threshold event detections, graceful protection is provided for each output. Specific operation provides the device with the ability to detect the event, but action takes it to reduce conditions that contribute to the event, such as clipping, and to complete shutdown if the fault does not clear.

Overcurrent monitoring status is presented to the PROTECTED I/O inputs have per-output detector status that drives the

ARMOR®: Analog peak-prevention detection algorithms in three-ear master three-ear level detectors, and peak detection of an overload condition, automatically reduce PWM gain. This Automatic Gain Control (AGC) action helps prevent audio output clipping and helps avoid related excessive level conditions. The ARMOR algorithm is applied to the output of the programmable PWM gain module—considering its characteristics and tone-event detection of overloads. At the lower (non-shut-down) high-temperature threshold, the AGC function also acts to attenuate the outputs to attempt to reduce temperature.

Output level gain and level-change effects from the AGC function are similar to operation from a compressor. However, while a compressor is designed to operate on the input signal levels, the PWM AGC operation is controlled through detection of near-overload output levels or from high-temperature detection.

Power Supply Voltage Monitoring

Undervoltage sensors and brownout detectors monitor all supply voltages to the device. The logic and built-in protection of this voltage-monitoring prevents operation until all supply voltages are within their specified limits. If any of these monitored voltages drop below their threshold, the device shuts down its outputs and asserts the nFAULT pin. nRESET outputs.

Audio Processing

The audio processing, signal flow, and system definition is defined by the D2-4P internal ROM firmware and is executed by the DSP. The firmware defines the audio flow architecture, including the audio processing blocks. Each block is configurable through the graphical user interface parameters. The signal flow and audio processing blocks are shown in Figure 26. This architecture includes audio processing functions for:

- Input selection
- Mixers
- Input compressors and output limiters
- Tone controls
- 5-band and 3-band parametric equalizers
- Router
- High-/low-pass crossover filters
- Volume and output level controls
- Loudness contour

Enhancement Audio Processing

The D2-4XXDT supports the D2-Audio DSP Sound Enhancement Algorithm. The D2-4XXDT supports the DTS® (SRS), WOW, HD™ algorithm.

Audio Processing Signal Flow Blocks

INPUT SELECTION

The Input Select register specifies the audio inputs that are assigned to the audio processing input path. Either the I²S or S/PDIF Digital inputs are available.

MIXERS

An input mixer provides a two-input, two-output mixing and routing path. Either input can be mixed at adjustable gain into both outputs of the two-in outputs. The default setting is that through each channel, with full cut-off for non-through channels. Attenuation is continuously variable with fine programmable parameters.

Actress mixer provides a path from the two input channels. Stereo mixers are typically used to provide a mix of both stereo input channels for crossover processing and become the source for the crossover processor. Gains for both input channels are adjustable to feed the single stereo mixer output.

TONE CONTROLS

Both input channels contain a tone control block. Each of the tone control blocks is a programmable 3-band equalizer.

Shift indexes shift all using programmable source frequency and a basic or attenuating gain. The output flow processing automatically provides a smooth transition between tone control changes.

FIGURE 18. DSP AUDIO SIGNAL FLOW

COMPRESSORS AND LIMITERS

Two individual input compressors are included in the input audio path. Two are also included in the output channels. Four compressors are also included in the mixed output channels. The Compression and Limiter blocks operate identically, and their parameters are independently adjustable for each channel.

Signals, Typically, the input blocks can be configured to provide a compression function and the output path blocks are programmed to limit output signal levels. However, each path can be programmed as needed. Each Compressor/Limiter has adjustable Attack and Release Times, Threshold, Attack and Release Time, as well as Makeup Gain.

MULTI-BAND EQUALIZERS

Three sets of Multi-Band Parametric Equalizers are included in the audio signal processing path. Each band of the equalizers is programmable for gain, Frequency, and Quality/Bandwidth/Slope.

5-Bit Bandwidth and Q Operation (Q2010 only) are included in both of the two input channels. Four 3-Band Equalizers are also located in the four output channels.

STEREO ROUTER

A 4x4 stereo router assigns any one of the four input channel paths to each of the four output paths. The router performs path assignment only. It does not provide gain or signal level adjustment.

HIGH/ LOW-PASS CROSSOVER FILTERS

High-Pass and Low-Pass filter blocks are provided for each of the four output channels downstream of the Parametric EQ and Mixer blocks. These filter blocks provide a flexible Crossover function for multi-way loudspeaker systems by defining the selected output channel's frequency response.

The High and Low Pass blocks operate together and are implemented as a total of four cascaded biquads. Each of each of the elements are allocated for High Pass functionality and the other two elements are allocated for Low Pass functionality. Complete flexibility allows each element to be optimally defined for the desired filter response. The filter coefficients can be for a mixture of 6dB, 12dB, 18dB, or 24dB, or can be bypassed. Butterworth, Bessel, or Linkwitz-Riley filter implementations are available.

MASTER VOLUME CONTROL

See the software-controlled Master Volume control to adjust the global volume for all four output channels. Master Volume operates simultaneously adjustable attenuation, from unity gain down to -120dB and cutoff.

Each of the four output channels has its own dedicated output level adjustments that provides individual channel gain or attenuation. Each channel provides a 24-bit range provide output level adjustment from +12dB to -120dB.

LOUDNESS CONTOUR

An individual software-controlled Loudness Contour is included in the mixed output channels output channels. The Loudness Contour curve is customized to allow for dynamically and automatically enhancing the frequency response of the audio signal to compensate for the human ear's Fletcher-Munson curve. The Loudness Contour models the human ear's response curves as defined by the Fletcher/Munson audio response curve. It provides amplitude or volume changes to signals to which the ear does not respond equally at very low listening levels.

SOUND ENHANCEMENT ALGORITHM PROCESSING

The D2 Audio DSP Sound Enhancement Algorithm suite powered up provides a full set of enhancements to audio that greatly add to the quality and listening experience of sound in automotive environments. The D2 Audio DSP Sound Enhancement Algorithm suite also includes processing that creates a rich-sounding environment from small speakers and synthesizes the sound and quality equivalent to more complex systems. It is especially suited to consumer products that include televisions, docking stations, and mini-hi-fi stereo products.

Sound enhancement algorithm processing includes:

- 2nd-order stereo spatialization
- Bass enhancement
- Context / configuration EQ presets
- Improved vocal clarity
- Automatic room audio setup / equalization / optimization
- Automatic loudspeaker-setup / equalization / correction

The D2 Audio DSP Sound Enhancement Algorithm is completely included within the D2-4P Family devices.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Visit our website to make sure you have the latest datasheet revision.

Date	Revision	Details
Mar.31, 2020	FN6785.2	Changed declaration base part number to "D2-2F" Family Audio SOC. Changed the following terms throughout the datasheet: "D2Audio" to "D2 Audio DSP" "D2-4F" to "D2 Audio DSP" "SSE-2F" to "D2-2F Family" "Digital Audio Engine" to "Digital Audio Processor" "Sound Engine" to "Sound Enhancement Algorithm" Updated Related Literature Updated audio enhancement features on page 25. Updated Figure 1 on page 2, Figure 13 on page 25 and Figure 18 on page 27. Removed About Intersil section. Updated disclaimer.
May 5, 2020	FN6785.3	Updated vector datasheet supporting Intersil's new standards. Updated the Ordering Information table on page 2. Updated Revision History package to About Intersil verbiage. Added DTS disclaimer.
Jul 29, 2020	FN6785.0	Initial Release

Disclaimer for DTS®(SRS) Technology License Required Notice:

NOTICE OF LICENSE REQUIREMENT: Supply of this implementation of DTS technology to DTS Product Licensees directly or through a distributor does not convey a license nor imply a right under any DTS patent or any other intellectual property right of DTS to use, offer for sale, or import such implementation in any finished end-user or ready-to-use final product. A license from and royalty payment to DTS is required prior to and for such use.

Package Outline Drawing

For the most recent package outline drawing, see L68.10x10C

L68.10x10C

68 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 0, 9/2/15



NOTES:

1. Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as high reliability products or products for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space systems; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reproduced, reprinted or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.