

Si5397/96 Data Sheet

Dual/Quad DSPLL[™] Any-Frequency, Any-Output Jitter Attenuators

The Si5397 is a high-performance, 8-output jitter-attenuating clock multiplier which integrates four any-frequency DSPLLs for applications that require maximum integration and independent timing paths. The Si5396 is a 4-output, dual DSPLL version in a smaller package. Each DSPLL has access to any of the four inputs and can provide low jitter clocks on any of the device outputs. Device grades J/K/L/M have an integrated reference to save board space, improve system reliability and reduces the effect of acoustic emissions noise caused by temperature ramps. Grades A/B/C/D use an external crystal (XTAL) or crystal oscillator (XO) reference.

Based on 4th generation DSPLL technology, these devices provide any-frequency conversion with typical jitter performance of 95 fs. Each DSPLL supports independent freerun, holdover modes of operation, as well as automatic and hitless input clock switching. The Si5397/96 is programmable via a serial interface with in-circuit programmable non-volatile memory so that it always powers up in a known configuration. Programming the Si5397/96 is easy with Silicon Labs' ClockBuilderTM Pro software. Factory pre-programmed devices are also available.

Applications

- OTN Muxponders and Transponders
- 10/40/100/400GbE
- Synchronous Ethernet (ITU-T G.8262)
- 10/25/100G Carrier Ethernet switches
- · Broadcast video

KEY FEATURES

- Each DSPLL generates any output frequency from any input frequency
- Four or two DSPLLs to synchronize to multiple time domains
- Ultra-low phase jitter of 95 fs rms
- Enhanced hitless switching minimizes
 output phase transients
- Input frequency range:
 - Differential: 8 kHz to 750 MHz
- LVCMOS: 8 kHz to 250 MHz
- Output frequency range:
 - Differential: 100 Hz to 720 MHz
 - LVCMOS: 100 Hz 250 MHz
- · Status Monitoring
- Si5397: 4 input, 8 output, 64-QFN 9×9 mm
- Si5396: 4 input, 4 output, 44-QFN 7×7 mm
- External reference: Grades A/B/C/D
- Integrated reference: Grades J/K/L/M
- Drop-in compatible with Si5347/46



*Only for Si539x J/K/L/M grades. Si539x A/B/C/D grades have external reference (XTAL or XO)

1. Feature List

The Si5397/96 features are listed below:

- Generates any combination of output frequencies from any input frequency
- External XTAL or XO reference (A/B/C/D)
- Integrated reference (J/K/L/M)
- Ultra-low phase jitter of 95 fs rms
- · Four or two DSPLLs to synchronize to multiple inputs
- Input frequency range:
 - Differential: 8 kHz to 750 MHz
 - LVCMOS: 8 kHz to 250 MHz
- Output frequency range:
 - Differential: up to 720 MHz
 - LVCMOS: up to 250 MHz
- · Flexible crosspoints route any input to any output clock
- Programmable jitter attenuation bandwidth per DSPLL: 0.1 Hz to 4 kHz
- Highly configurable outputs compatible with LVDS, LVPECL, LVCMOS, CML, and HCSL with programmable signal amplitude
- Status monitoring (LOS, OOF, LOL)
- Enhanced hitless switching minimizes output phase transients for 8 kHz, 19.44 MHz, 25 MHz, and other input frequencies
- Drop-in compatible with Si5347/46

- · Locks to gapped clock inputs
- · Automatic free-run and holdover modes
- · Fastlock feature for low nominal bandwidths
- · Independent Frequency-on-the-fly for each DSPLL
- DCO mode: as low as 0.01 ppb steps per DSPLL
- Core voltage:
 - V_{DD}: 1.8 V ±5%
 - V_{DDA}: 3.3 V ±5%
- Independent output clock supply pins: 3.3, 2.5, or 1.8 V
- Serial interface: I²C or SPI
- · In-circuit programmable with non-volatile OTP memory
- ClockBuilder[™] Pro software tool simplifies device configuration
- Si5397A/B
 Quad DSPLL, 4 input, 8 output, 64-QFN 9×9 mm
- Si5397C/D
 - Quad DSPLL, 4 input, 4 output, 64-QFN 9×9 mm
- Si5396
 - Dual DSPLL, 4 input, 4 output, 44-QFN 7×7 mm
- Temperature range: –40 to +85 °C
- · Pb-free, RoHS-6 compliant

2. Related Documents

Table 2.1. Related Documentation and Software

Document/Resource	Description/URL
Si5397/96 Family Reference Manual	Si5397/96 Family Reference Manual The reference manual is intended to be used in conjunction with this data sheet, which contains more detailed explanations about the operation of the device.
Crystal Reference Manual (Grades A/B/C/D only)	https://www.silabs.com/documents/public/reference-manuals/ si534x-8x-9x-recommended-crystals-rm.pdf
UG336: Si5396 Evaluation Board User's Guide	https://www.silabs.com/documents/public/user-guides/ug336- si5396evb.pdf
UG353: Si5397 Evaluation Board User's Guide	https://www.silabs.com/documents/public/user-guides/ug353- si5397evb.pdf
AN1151: Using the Si539x in 56G SerDes Applications	https://www.silabs.com/documents/public/application-notes/ an1151-using-si539x.pdf
AN1155: Differences between Si5342-47 and Si5392-97	https://www.silabs.com/documents/public/application-notes/ an1155-differences-between-si5342-47-and-si5392-97.pdf
AN1178: Frequency-On-the-Fly for Silicon Labs Jitter Attenuators and Clock Generators	https://www.silabs.com/documents/public/application-notes/ an1178-frequency-otf-jitter-atten-clock-gen.pdf
Frequently Asked Questions	http://www.silabs.com/Si5397-96FAQ
Quality and Reliability	http://www.silabs.com/quality
Development Kits	https://www.silabs.com/products/development-tools/timing/ clock#highperformance
ClockBuilder Pro (CBPro) Software	https://www.silabs.com/products/development-tools/software/ clockbuilder-pro-software

3. Ordering Guide

Ordering Part Number	Number Of	Number of Input/Output	Output Clock	Package	Deferrer	
Ordening Part Number	DSPLLs	Clocks	Frequency Range	Раскауе	Reference	
Si5397						
Si5397A-A-GM ^{1,2}		4/0	0.0001 to 720 MHz		Fritzmal	
Si5397B-A-GM ^{1,2}		4/8	0.0001 to 350 MHz			
Si5397C-A-GM ^{1,2}			0.0001 to 720 MHz	— 64-QFN 9x9 mm	External	
Si5397D-A-GM ^{1,2}		4/4	0.0001 to 350 MHz			
Si5397A-A-EVB	_	8-output	_	Evaluation Board		
Si5396		<u> </u>				
Si5396A-A-GM ^{1,2}	2	A14	0.0001 to 720 MHz		Evtern-1	
Si5396B-A-GM ^{1,2}	_ 2	4/4	0.0001 to 350 MHz	— 44-QFN 7x7 mm	External	
Notes:					1	

Table 3.1. Si5397/96 A/B/C/D Ordering Guide (External Reference)

Notes:

1. Add an R at the end of the device part number to denote tape and reel ordering options.

2. Custom, factory pre-programmed devices are available. Ordering part numbers are assigned by the ClockBuilder Pro software. Part number format is: Si5397A-Axxxxx-GM or Si5396A-Axxxxx-GM, where "xxxxx" is a unique numerical sequence representing the pre-programmed configuration.

Ordering Part Number	Number Of	Number of In- put/Output	Output Clock	Package	Reference	
Ordening Fart Number	DSPLLs	Clocks	Frequency Range	Fachage	Relefence	
Si5397		1				
Si5397J-A-GM ^{1,2}		4/8	0.0001 to 720 MHz			
Si5397K-A-GM ^{1,2}			0.0001 to 350 MHz	64-LGA 9x9 mm	late an el	
Si5397L-A-GM ^{1,2}	_ 4	A/A	0.0001 to 720 MHz	— 64-LGA 9x9 mm	Internal	
Si5397M-A-GM ^{1,2}	_	4/4	0.0001 to 350 MHz			
Si5397J-A-EVB	_	8-output		Evaluation Board		
Si5396	•					
Si5396J-A-GM ^{1,2}	2	A / A	0.0001 to 720 MHz			
Si5396K-A-GM ^{1,2}	- 2	4/4	0.0001 to 350 MHz	— 44-LGA 7x7 mm	Internal	
Si5396J-A-EVB	_	4-output		Evaluation Board		
Notoo	1		l	-		

Table 3.2. Si5397/6 J/K/L/M Ordering guide (Integrated Reference)

Notes:

1. Add an R at the end of the device part number to denote tape and reel ordering options.

2. Custom, factory pre-programmed devices are available. Ordering part numbers are assigned by the ClockBuilder Pro software. Part number format is: Si5397A-Axxxx-GM or Si5396A-Axxxx-GM, where "xxxxx" is a unique numerical sequence representing the pre-programmed configuration.



*See Ordering Guide table for current product revision.

** (Optional) 5 digits; assigned by ClockBuilder Pro for Custom, factory-preprogrammed OPN devices only; (The "xxxxx" field is not included for "Base" OPNs).

Figure 3.1. Ordering Part Number Fields

Table of Contents

1.	Feature List	•	2
2.	Related Documents		3
3.	Ordering Guide		4
4.	Functional Description.		8
	4.1 Frequency Configuration		8
	4.2 DSPLL Loop Bandwidth		8
	4.3 Fastlock Feature		8
	4.4 Modes of Operation	•	9 9 10
	4.4.5 Holdover Mode		
	4.4.6 Frequency-on-the-Fly (FOTF)		10
	4.5 Digitally-Controlled Oscillator (DCO) Mode	•	11
	4.6 External Reference (Grade A/B/C/D Only).		11
	4.7 Inputs (IN0, IN1, IN2, IN3)		12 12 12 12 12 12 12 13 14 15 15 16 17 18
	4.9 Outputs		18 18 18 18 18 18 19 19

	4.9.11 Synchronous/Asynchronous Output Disable	
	4.10 Power Management.	.19
	4.11 In-Circuit Programming.	.19
	4.12 Serial Interface	.19
	4.13 Custom Factory Preprogrammed Parts	.20
	4.14 Register Map	.20
5.	Electrical Specifications	21
6.	Typical Application Schematic	37
7.	Detailed Block Diagrams	38
8.	Typical Operating Characteristics (Jitter and Phase Noise)	40
9.	Pin Descriptions	42
10). Package Outlines	49
	10.1 Si5397 9x9 mm 64-QFN Package Diagram	.49
	10.2 Si5397 9x9 mm 64-LGA Package Diagram	.50
	10.3 Si5396 7x7 mm 44-QFN Package Diagram	.51
	10.4 Si5396 7x7 mm 44-LGA Package Diagram	.52
11	. PCB Land Pattern	53
12	2. Top Marking	55
13	3. Revision History	56

4. Functional Description

The Si5397/96 multi-PLL Jitter attenuators take advantage of Silicon Labs' 4th generation DSPLL technology to offer the industry's most integrated and flexible jitter attenuating clock generator solution. Each of the DSPLLs operate independently from each other and are controlled through a common serial interface. Each DSPLL has access to any of the four inputs (IN0 to IN3) with manual or automatic input selection. Any of the output clocks (OUT0 to OUT7) can be configured to any of the DSPLLs using a flexible crosspoint connection. The Si5396 is a smaller form factor dual DSPLL version with four inputs and four outputs.

4.1 Frequency Configuration

The frequency configuration for each of the DSPLLs is programmable through the serial interface and can also be stored in non-volatile memory. The combination of fractional input dividers (P_n/P_d), fractional frequency multiplication (M_n/M_d), and integer output division (R_n) allows each of the DSPLLs to lock to any input frequency and generate virtually any output frequency. All divider values for a specific frequency plan are easily determined using the ClockBuilder Pro utility.

4.2 DSPLL Loop Bandwidth

The DSPLL loop bandwidth determines the amount of input clock jitter attenuation. Register-configurable DSPLL loop bandwidth settings in the range of 0.1 Hz to 4 kHz are available for selection for each of the DSPLLs. Since the loop bandwidth is controlled digitally, each of the DSPLLs will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.

4.3 Fastlock Feature

Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will enable the DSPLLs to lock faster. Fastlock Loop Bandwidth settings in the range of 100 Hz to 4 kHz are available for selection. The DSPLL will revert to its normal loop bandwidth once lock acquisition has completed.

4.4 Modes of Operation

Once initialization is complete, each of the DSPLLs operates independently in one of four modes: Free-run Mode, Lock Acquisition Mode, Locked Mode, or Holdover Mode. A state diagram showing the modes of operation is shown in the figure below. The following sections describe each of these modes in greater detail.



Figure 4.1. Modes of Operation

4.4.1 Initialization and Reset

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. No clocks will be generated until the initialization is complete.

Clocks that feature the integrated crystal may require a slightly longer settling time compared to the external crystal device. See the Reference Manual for more details.

There are two types of resets available. A hard reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits including the serial interface will be restored to their initial state. A hard reset is initiated using the RSTb pin or by asserting the hard reset register bit.

A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes.

4.4.2 Free-run Mode

All four DSPLLs will automatically enter freerun mode once power is applied to the device and initialization is complete. The frequency accuracy of the generated output clocks in Free-run Mode is entirely dependent on the frequency accuracy of the external crystal or reference clock on the XA/XB pins. For example, if the crystal frequency is ±100 ppm, then all the output clocks will be generated at their configured frequency ±100 ppm in Free-run Mode. Any drift of the crystal frequency will be tracked at the output clock frequencies. A TCXO or OCXO is recommended for applications that need better frequency accuracy and stability while in Free-run Mode or Holdover Mode.

4.4.3 Lock Acquisition Mode

Each of the DSPLLs independently monitors its configured inputs for a valid clock. If at least one valid clock is available for synchronization, a DSPLL will automatically start the lock acquisition process.

If the fast lock feature is enabled, a DSPLL will acquire lock using the Fastlock Loop Bandwidth setting and then transition to the DSPLL Loop Bandwidth setting when lock acquisition is complete. During lock acquisition the outputs will generate a clock that follows the VCO frequency change as it pulls-in to the input clock frequency.

4.4.4 Locked Mode

Once locked, a DSPLL will generate output clocks that are both frequency and phase locked to their selected input clocks. At this point, any XTAL frequency drift will not affect the output frequency. Each DSPLL has its own LOLb pin and status bit to indicate when lock is achieved. See 4.8.4 LOL Detection for more details on the operation of the loss of lock circuit.

4.4.5 Holdover Mode

Any of the DSPLLs will automatically enter Holdover Mode when the selected input clock becomes invalid and no other valid input clocks are available for selection. Each DSPLL uses an averaged input clock frequency as its final holdover frequency to minimize the disturbance of the output clock phase and frequency when an input clock suddenly fails. The holdover circuit for each DSPLL stores up to 120 seconds of historical frequency data while locked to a valid clock input. The final averaged holdover frequency value is calculated from a programmable window within the stored historical frequency data. Both the window size and delay are programmable, as shown in the figure below. The window size determines the amount of holdover frequency averaging. The delay value allows ignoring frequency data that may be corrupt just before the input clock failure.





When entering Holdover Mode, a DSPLL will pull its output clock frequency to the calculated averaged holdover frequency. While in Holdover Mode, the output frequency drift is entirely dependent on the external crystal or external reference clock connected to the XA/XB pins. If the clock input becomes valid, a DSPLL will automatically exit the Holdover Mode and reacquire lock to the new input clock. This process involves pulling the output clock frequencies to achieve frequency and phase lock with the input clock. This pull-in process is glitchless, and its rate is controlled by the DSPLL bandwidth or the fastlock bandwidth. These options are register programmable.

The DSPLL output frequency when exiting holdover can be ramped (recommended). Just before the exit is initiated, the difference between the current holdover frequency and the new desired frequency is measured. Using the calculated difference and a user-selectable ramp rate, the output is linearly ramped to the new frequency. The ramp rate can be 0.2 ppm/s, 40,000 ppm/s, or any of about 40 values in between. The DSPLL loop BW does not limit or affect ramp rate selections (and vice versa). CBPro defaults to ramped exit from holdover. The same ramp rate settings are used for both exit from holdover and ramped input switching. For more information on ramped input switching, see 4.7.5 Frequency Ramped Input Switching.

Note: If ramped holdover exit is not selected, the holdover exit is governed either by (1) the DSPLL loop BW or (2) a user-selectable holdover exit BW.

4.4.6 Frequency-on-the-Fly (FOTF)

The Si5397/96 uses register writes to support configuration on the fly to allow certain characteristics to be changed on one DSPLL without affecting the clocks generated from other DSPLLs. These characteristics include Input/Output Frequencies, PLL bandwidth, LOL, and OOF settings. See the Si5397/96 Family Reference Manual and AN1178: Frequency-On-the-Fly for Silicon Labs Jitter Attenuators and Clock Generators for more details.

4.5 Digitally-Controlled Oscillator (DCO) Mode

The DSPLLs support a DCO mode where their output frequencies are adjustable in predefined steps defined by frequency step words (FSW). The frequency adjustments are controlled through the serial interface or by pin control using frequency increment (FINC) or decrement (FDEC). A FINC will add the frequency step word to the DSPLL output frequency, while a FDEC will decrement it. The DCO mode is available when the DSPLL is operating in either Free-run or Locked Mode.

4.6 External Reference (Grade A/B/C/D Only)

An external crystal (XTAL) is used in combination with the internal oscillator (OSC) to produce an ultra-low jitter reference clock for the DSPLLs and for providing a stable reference for the Free-run and Holdover Modes. A simplified diagram is shown in the figure below. The device includes internal XTAL loading capacitors, which eliminates the need for external capacitors and also has the benefit of reduced noise coupling from external sources. Refer to Table 5.12 External Crystal Specifications for Grades A/B/C/D¹ on page 34 for crystal specifications. A crystal in the range of 48 MHz to 54 MHz is recommended for best jitter performance. The Si5397/96 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance.

To achieve optimal jitter performance and minimize BOM cost, a crystal is recommended on the XA/XB reference input. For SyncE line card PLL applications (e.g. loop bandwidth set to 0.1 Hz), a TCXO is required on the XA/XB reference to minimize wander and to provide a stable holdover reference. See the Si5397/96 Family Reference Manual for more information. Selection between the external XTAL or REFCLK is controlled by register configuration. The internal crystal loading capacitors (C_L) are disabled in the REFCLK mode. Refer to Table 5.3 Input Clock Specifications on page 23 for REFCLK requirements when using this mode. The Si5397/96 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. A P_{REF} divider is available to accommodate external clock frequencies higher than 54 MHz. Although the REFCLK frequency range of 25 MHz to 54 MHz is supported, frequencies in the range of 48 MHz to 54 MHz will achieve the best output jitter performance.



Note: XA and XB must not exceed the maximum input voltage listed in Table 5.3 Input Clock Specifications on page 24

Figure 4.3. Crystal Resonator and External Reference Clock Connection Options

Note: Connecting an external reference to a device that already has an integrated reference (grades J/K/L/M) is not allowed. Doing so could lead to internal damage to the circuits.

4.7 Inputs (IN0, IN1, IN2, IN3)

The Si5397 has four inputs that can be synchronized with four DSPLLs. The Si5396 has four inputs that can be synchronized with two DSPLLs. The inputs accept both differential and single-ended clocks. A crosspoint between the inputs and the DSPLLs allows any of the inputs to connect to any of the DSPLLs.

4.7.1 Input Selection

Input selection for each of the DSPLLs can be made manually through register control or automatically using an internal state machine.

4.7.2 Manual Input Selection

In Manual Mode, the input selection is made by writing to a register. If there is no clock signal on the selected input, the DSPLL will automatically enter Holdover Mode.

4.7.3 Automatic Input Selection

When configured in this mode, the DSPLL automatically selects a valid input that has the highest configured priority. The priority scheme is independently configurable for each DSPLL and supports revertive or non-revertive selection.

All inputs are continuously monitored for loss of signal (LOS) and/or invalid frequency range (OOF). Only inputs that do not assert both the LOS and OOF monitors can be selected for synchronization by the automatic state machine. The DSPLL(s) will enter the Holdover mode if there are no valid inputs available.

4.7.4 Hitless Input Switching

Hitless switching is a feature that prevents a phase offset from propagating to the output when switching between two clock inputs that have a fixed phase relationship. A hitless switch can only occur when the two input frequencies are frequency locked, meaning that they have to be exactly at the same frequency, or at an integer frequency relationship to each other. When hitless switching is enabled, the DSPLL simply absorbs the phase difference between the two input clocks during an input switch. When disabled, the phase difference between the two input sis propagated to the output at a rate determined by the DSPLL Loop Bandwidth. The hitless switching feature supports clock frequencies down to the minimum input frequency of 8 kHz; however, for optimum hitless switching performance, higher input frequencies are recommended. Hitless switching can be enabled on a per DSPLL basis.

4.7.5 Frequency Ramped Input Switching

The ramped input switching feature is enabled/disabled depending on both the frequency of the Phase-Frequency detector (Fpfd) and the difference in input frequencies (Zero-PPM vs non-zero PPM). The table below shows the selection criteria to enable ramped input switching. The same ramp rate settings are used for both holdover exit and clock switching. For more information on ramped exit from holdover, see 4.4.5 Holdover Mode and the Si5397/96 Family Reference Manual.

Table 4.1. Recommended Ramped Input Switching Settings for Internal Clock Switches

Maximum Input Frequency Difference	Fpfd < 500 kHz	Fpfd ≥ 500 kHz
0 ppm Frequency Locked	Ramped Exit from Holdover	
≤ 10 ppm	Ramped Input Switching and Ramped Exit from Holdover	Ramped Exit from Holdover
> 10 ppm	Ramped Input Switching and Ramped Exit f	rom Holdover
N - 4		

Note:

1. The Fpfd value is determined by various requirements of the frequency plan and is displayed in the CBPro project file.

Always enable hitless switching and enable phase buildout on holdover exit. In CBPro these selections are in Step 14 of 18 DSPLL configure.

4.7.6 Glitchless Input Switching

The DSPLLs have the ability of switching between two input clock frequencies that are up to ±500 ppm apart. The DSPLL will pull-in to the new frequency using the DSPLL Loop Bandwidth or using the Fastlock Loop Bandwidth if it is enabled. The loss of lock (LOL) indicator will assert while the DSPLL is pulling-in to the new clock frequency. There will be no output runt pulses generated at the output during the transition.

4.7.7 Typical Hitless Switching Scenarios



Figure 4.4. Output Frequency Transient—Ramped Switching between Two 8 kHz Inputs (±4.6 ppm Offset)



Figure 4.5. Output Phase Transient—Hitless Switching between Two 25 MHz Inputs (0 ppm, 180 Degree Phase Shift)

4.7.8 Synchronizing to Gapped Input Clocks

Each of the DSPLLs support locking to an input clock that has missing periods. This is also referred to as a gapped clock. The purpose of gapped clocking is to modulate the frequency of a periodic clock by selectively removing some of its cycles. Gapping a clock severely increases its jitter, so a phase-locked loop with high jitter tolerance and low loop bandwidth is required to produce a low-jitter periodic clock. The resulting output will be a periodic non-gapped clock with an average frequency of the input with its missing cycles. For example, an input clock of 100 MHz with one cycle removed every 10 cycles will result in a 90 MHz periodic non-gapped output clock. This is shown in the figure below.



Figure 4.6. Generating an Averaged Clock Output Frequency from a Gapped Clock Input

A valid gapped clock input must have a minimum frequency of 10 MHz with a maximum of two missing cycles out of every 8. Locking to a gapped clock will not trigger the LOS, OOF, and LOL fault monitors. Clock switching between gapped clocks may violate the hitless switching specification in Table 5.8 Performance Characteristics on page 30 when the switch occurs during a gap in either input clock.

4.8 Fault Monitoring

All four input clocks (IN0, IN1, IN2, IN3) are monitored for LOS and OOF, as shown in the figure below. The reference at the XA/XB pins is also monitored for LOS since it provides a critical reference clock for the DSPLLs. Each of the DSPLLs also has an LOL indicator, which is asserted when synchronization is lost with their selected input clock.



Figure 4.7. Si5397 Fault Monitors

4.8.1 Input LOS Detection

The loss of signal monitor measures the period of each input clock cycle to detect phase irregularities or missing clock edges. Each of the input LOS circuits has its own programmable sensitivity which allows ignoring missing edges or intermittent errors. Loss of signal sensitivity is configurable using the ClockBuilder Pro utility. The LOS status for each of the monitors is accessible by reading a status register. The live LOS register always displays the current LOS state and a sticky register always stays asserted until cleared. An option to disable any of the LOS monitors is also available.



Figure 4.8. LOS Status Indicators

4.8.2 XA/XB LOS Detection

A LOS monitor is available to ensure that the external crystal or reference clock is valid. By default the output clocks are disabled when XAXB_LOS is detected. This feature can be disabled such that the device will continue to produce output clocks when XAXB_LOS is detected.

4.8.3 OOF Detection

Each input clock is monitored for frequency accuracy with respect to an OOF reference, which it considers as its "0_ppm" reference.

This OOF reference can be selected as either:

- XA/XB pins
- Any input clock (IN0, IN1, IN2, IN3)

The final OOF status is determined by the combination of both a precise OOF monitor and a fast OOF monitor, as shown in the figure below. An option to disable either monitor is also available. The live OOF register always displays the current OOF state and its sticky register bit stays asserted until cleared.



Figure 4.9. OOF Status Indicator

4.8.3.1 Precision OOF Monitor

The precision OOF monitor circuit measures the frequency of all input clocks to within 1/16 ppm accuracy with respect to the selected OOF frequency reference. A valid input clock frequency is one that remains within the OOF frequency range, which is register configurable up to ± 512 ppm in steps of 1/16 ppm. A configurable amount of hysteresis is also available to prevent the OOF status from toggling at the failure boundary. An example is shown in the figure below. In this case, the OOF monitor is configured with a valid frequency range of ± 6 ppm and with 2 ppm of hysteresis. An option to use one of the input pins (IN0 – IN3) as the 0 ppm OOF reference instead of the XA/XB pins is available. This option is register-configurable.





4.8.3.2 Fast OOF Monitor

Because the precision OOF monitor needs to provide 1/16 ppm of frequency measurement accuracy, it must measure the monitored input clock frequencies over a relatively long period of time. This may be too slow to detect an input clock that is quickly ramping in frequency. An additional level of OOF monitoring called the Fast OOF monitor runs in parallel with the precision OOF monitors to quickly detect a ramping input frequency. The Fast OOF monitor asserts OOF on an input clock frequency that has changed by greater than ±4000 ppm.

4.8.4 LOL Detection

There is an LOL monitor for each of the DSPLLs. The LOL monitor asserts an LOL register bit when a DSPLL has lost synchronization with its selected input clock. There is also a dedicated loss of lock pin that reflects the loss of lock condition for each of the DSPLLs (LOL_Ab, LOL_Bb, LOL_Cb, LOL_Db). The LOL monitor functions by measuring the frequency difference between the input and feed-back clocks at the phase detector. There are two LOL frequency monitors, one that sets the LOL indicator (LOL Set) and another that clears the indicator (LOL Clear). An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. A block diagram of the LOL monitor is shown in the figure below. The live LOL register always displays the current LOL state and a sticky register always stays asserted until cleared. The LOLb pin reflects the current state of the LOL monitor.



Figure 4.11. LOL Status Indicators

Each of the LOL frequency monitors has adjustable sensitivity, which is register-configurable from 0.1 ppm to 10,000 ppm. Having two separate frequency monitors allows for hysteresis to help prevent chattering of LOL status. An example configuration where LOCK is indicated when there is less than 0.1 ppm frequency difference at the inputs of the phase detector and LOL is indicated when there is more than 1 ppm frequency difference is shown in the figure below.



Phase Detector Frequency Difference (ppm)

Figure 4.12. LOL Set and Clear Thresholds

An optional timer is available to delay clearing of the LOL indicator to allow additional time for the DSPLL to completely lock to the input clock. The timer is also useful to prevent the LOL indicator from toggling or chattering as the DSPLL completes lock acquisition. The configurable delay value depends on frequency configuration and loop bandwidth of the DSPLL and is automatically calculated using the ClockBuilderPro utility.

4.8.5 Interrupt Pin (INTRb)

An interrupt pin (INTRb) indicates a change in state of the status indicators (LOS, OOF, LOL, HOLD). Any of the status indicators are maskable to prevent assertion of the interrupt pin. The state of the INTRb pin is reset by clearing the status register that caused the interrupt.

4.9 Outputs

The Si5397 supports up to eight differential output drivers and the Si5396 supports four. Each driver has a configurable voltage amplitude and common mode voltage covering a wide variety of differential signal formats including LVPECL, LVDS, HCSL, and CML. In addition to supporting differential signals, any of the outputs can be configured as single-ended LVCMOS (3.3 V, 2.5 V, or 1.8 V) providing up to 16 single-ended outputs, or any combination of differential and single-ended outputs.

4.9.1 Output Crosspoint

A crosspoint allows any of the output drivers to connect with any of the DSPLLs, as shown in the figure below. The crosspoint configuration is programmable and can be stored in NVM so that the desired output configuration is ready at power-up.

4.9.2 Output Signal Format

The differential output amplitude and common mode voltage are both fully programmable and compatible with a wide variety of signal formats, including LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS (3.3 V, 2.5 V, or 1.8 V) drivers providing up to 16 single-ended outputs or any combination of differential and single-ended outputs.

4.9.3 Programmable Common Mode Voltage For Differential Outputs

The common mode voltage (V_{CM}) for the differential modes is programmable and depends on the voltage available at the output's VDDO pin. Setting the common mode voltage is useful when dc-coupling the output drivers.

4.9.4 LVCMOS Output Impedance Selection

Each LVCMOS driver has a configurable output impedance to accommodate different trace impedances and drive strengths. A source termination resistor is recommended to help match the selected output impedance to the trace impedance. There are three programmable output impedance selections for each VDDO option, as shown in the table below. Note that selecting a lower source impedance may result in higher output power consumption.

VDDO		CMOS_DRIVE_Selection	
	OUTx_CMOS_DRV = 1	OUTx_CMOS_DRV = 2	OUTx_CMOS_DRV = 3
3.3 V	38 Ω	30 Ω	22 Ω
2.5 V	43 Ω	35 Ω	24 Ω
1.8 V	—	46 Ω	31 Ω

Table 4.2. Typical Output Impedance (Z_S)

4.9.5 LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pins. Each output driver has its own VDDO pin allowing a unique output voltage swing for each of the LVCMOS drivers.

4.9.6 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output, it generates a clock signal on both pins (OUTx and OUTxb). By default the clock on the OUTxb pin is generated with the same polarity (in phase) with the clock on the OUTx pin. The polarity of these clocks is configurable, which enables complementary clock generation and/or inverted polarity with respect to other output drivers.

4.9.7 Output Enable/Disable

The Si5397/96 allows enabling/disabling outputs by pin or register control, or a combination of both. Two output enable pins are available (OE0b, OE1b). The output enable pins can be mapped to any of the outputs (OUTx) through register configuration. By default OE0b controls all of the outputs while OE1b remains unmapped and has no effect until configured. The figure below shows an example of an output enable mapping scheme that is register configurable and can be stored in NVM as the default at power-up.

Enabling and disabling outputs can also be controlled by register control. This allows disabling one or more output when the OEb pin(s) has them enabled. By default the output enable register settings are configured to allow the OEb pins to have full control.

4.9.8 Output Disable During LOL

By default a DSPLL that is out of lock will generate either free-running clocks or generate clocks in holdover mode. There is an option to disable the outputs when a DSPLL is LOL. This option can be useful to force a downstream PLL into holdover.

4.9.9 Output Disable During XAXB_LOS

The internal oscillator circuit (OSC) in combination with the external crystal (XTAL) provides a critical function for the operation of the DSPLLs. In the event of a crystal failure the device will assert an XAXB_LOS alarm. By default all outputs will be disabled during assertion of the XAXB_LOS alarm. There is an option to leave the outputs enabled during an XAXB_LOS alarm, but the frequency accuracy and stability will be indeterminate during this fault condition.

4.9.10 Output Driver State When Disabled

The disabled state of an output driver is register configurable as disable low or disable high.

4.9.11 Synchronous/Asynchronous Output Disable

Outputs can be configured to disable synchronously or asynchronously. In synchronous disable mode the output will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output. In asynchronous disable mode, the output clock will disable immediately without waiting for the period to complete.

4.9.12 Output Divider (R) Synchronization

All the output R dividers are reset to a known state during the power-up initialization period. This ensures consistent and repeatable phase alignment across all output drivers. Resetting the device using the RSTb pin or asserting the hard reset bit will have the same result.

4.10 Power Management

Unused inputs, output drivers, and DSPLLs can be powered down when unused. Consult the Si5397/96 Family Reference Manual and ClockBuilder Pro configuration utility for details.

4.11 In-Circuit Programming

The Si5397/96 is fully configurable using the serial interface (I²C or SPI). At power-up the device downloads its default register values from internal non-volatile memory (NVM). Application specific default configurations can be written into NVM allowing the device to generate specific clock frequencies at power-up. Writing default values to NVM is in-circuit programmable with normal operating power supply voltages applied to its V_{DD} and V_{DDA} pins. The NVM is two time writable. Once a new configuration has been written to NVM, the old configuration is no longer accessible. Refer to the Si5397/96 Family Reference Manual for a detailed procedure for writing registers to NVM.

4.12 Serial Interface

Configuration and operation of the Si5397/96 is controlled by reading and writing registers using the I²C or SPI interface. The I2C_SEL pin selects I²C or SPI operation. Communication with both 3.3 V and 1.8 V host is supported. The SPI mode operates in either 4-wire or 3-wire mode. See the Si5397/96 Family Reference Manual for details.

4.13 Custom Factory Preprogrammed Parts

For applications where a serial interface is not available for programming the device, custom pre-programmed parts can be ordered with a specific configuration written into NVM. A factory pre-programmed part will generate clocks at power-up. Custom, factory-pre-programmed devices are available. Use the ClockBuilder Pro custom part number wizard (www.silabs.com/clockbuilderpro) to quickly and easily request and generate a custom part number for your configuration.

In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your pre-programmed device will typically ship in about two weeks.

4.14 Register Map

The register map is divided into multiple pages where each page has 256 addressable registers. Page 0 contains frequently accessible registers, such as alarm status, resets, device identification, etc. Other pages contain registers that need less frequent access, such as frequency configuration and general device settings. Refer to the Si5397/96 Family Reference Manual for a complete list of register descriptions and settings. It is strongly recommended that ClockBuilder Pro be used to create and manage register settings.

5. Electrical Specifications

Parameter	Symbol	Min	Тур	Мах	Unit
Ambient Temperature	T _A	-40	25	85	°C
Junction Temperature	TJ _{MAX}	_	_	125	°C
Core Supply Voltage	V _{DD}	1.71	1.80	1.89	V
Core Supply Voltage	V _{DDA}	3.14	3.30	3.47	V
		3.14	3.30	3.47	V
Output Driver Supply Voltage	V _{DDO}	2.37	-40 25 85 36 125 36 1.71 1.80 1.89 3.14 3.30 3.47 3.14 3.30 3.47 2.37 2.50 2.62 1.71 1.80 1.89 3.14 3.30 3.47	V	
		1.71	1.80	1.89	V
Otatua Din Quantu Valtana	V _{DDS}	3.14	3.30	3.47	V
Status Pin Supply Voltage	V DDS	1.71	1.80	1.89	V

Table 5.1. Recommended Operating Conditions

Note:

1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

Table 5.2. DC Characteristics

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDIO}/_{VDDS} = 3.3 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, V_{DDO} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%, \text{ or } 3.3 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
		Si5397, 4 DSPLLs	—	320	520	mA
	I _{DD}	S5397, 1 DSPLL	_	200	360	mA
Coro Supply Current ^{1, 2, 3}		Si5396, 2 DSPLLs	—	180	290	mA
Core Supply Current ^{1, 2, 3}		Si5397, 4 DSPLLs	_	155	195	mA
	I _{DDA}	Si5397, 1 DSPLL	_	125	140	mA
		Si5396, 2 DSPLLs		120	150	mA
	IDDO	2.5 V LVPECL Output ³	_	22	26	mA
		2.5 V LVDS Output ³	—	15	18	mA
Output Buffer Supply Current		3.3 V LVCMOS Output ⁴	_	22	30	mA
		2.5 V LVCMOS Output ⁴	_	18	23	mA
		1.8 V LVCMOS Output ⁴	_	12	16	mA
		Si5397, 4 DSPLLs ¹	_	1400	1950	mW
Total Power Dissipation ⁵	Pd	Si5397, 2 DSPLLs ¹	_	1100	1550	mW
		Si5396, 2 DSPLLs ²	_	870	1200	mW

Notes:

1. Si5397 test configuration: 7×2.5 V LVDS outputs enabled @156.25 MHz. Excludes power in termination resistors.

2. Si5396 test configuration: 4×2.5 V LVDS outputs enabled @ 156.25 MHz. Excludes power in termination resistors.

3. Differential outputs terminated into an ac-coupled 100 Ω load.

Differential Output Test Configuration



4. LVCMOS outputs measured into a 5-inch 50 Ω PCB trace with 5 pF load. The LVCMOS outputs were set to OUTx_CMOS_DRV = 3, which is the strongest driver setting. Refer to the Si5397/96 Family Reference Manual for more details on register settings.



5. Detailed power consumption for any configuration can be estimated using ClockBuilder Pro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.

Table 5.3. Input Clock Specifications

V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, T_A = –40 to 85 $^\circ C$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Standard Differential or Single	-Ended - AC Co	upled Input Buffer (IN0/IN0b	, IN1/IN1b, IN	12/IN2b, IN3/I	N3b)	
		Differential	0.008	_	750	MHz
Input Frequency Range	f _{IN}	All Single-ended signals	0.008		250	MHz
		(including LVCMOS)	0.008		250	IVITIZ
		Differential ac-coupled	100		1800	mVpp_se
		f _{IN} < 250 MHz	100		1800	mvpp_se
Voltage Swing ¹	VIN	Differential ac-coupled	225		1800	mVpp_se
Voltage Swing ¹	V IN	250 MHz < f _{IN} < 750 MHz	225		1800	mvpp_se
		Single-ended ac-coupled	100		2600	m) (nn
		f _{IN} < 250 MHz	100		3600	mVpp_se
Slew Rate ^{2,3}	SR		400	_	_	V/µs
Duty Cycle	DC		40	—	60	%
Input Capacitance	C _{IN}		_	2.4	_	pF
Input Resistance Differential	R _{IN_DIFF}		—	16	_	kΩ
Input Resistance Single-ended	R _{IN_SE}		—	8	_	kΩ
LVCMOS / Pulsed CMOS DC-C	oupled Input B	uffer (IN0, IN1, IN2, IN3) ⁴		•		
Input Frequency	f _{IN_CMOS}	Standard CMOS & Non-standard CMOS	0.008	_	250	MHz
		Pulsed CMOS	0.008	_	1	MHz
		Standard CMOS	_	_	0.5	V
Input Voltage ⁵	V _{IL}	Non-standard CMOS & Pulsed CMOS	_	_	0.4	V
input voltage		Standard CMOS	1.3	_	_	V
	V _{IH}	Non-standard CMOS & Pulsed CMOS	0.8	_	_	V
Slew Rate ^{2,3}	SR		400	_	_	V/µs
Duty Cycle	DC	Standard CMOS & Non-standard CMOS	40	_	60	%
		Pulsed CMOS	5		95	
		Standard CMOS &				
		Non-standard CMOS	1.6	_	_	
Minimum Pulse Width	PW	(250 MHz @ 40% Duty Cycle)				ns
		Pulsed CMOS (1 MHz @ 40% Duty Cy- cle)	50	_	_	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Resistance	R _{IN}		_	8	_	kΩ
REFCLK (Applied to XA/XB)						
REFCLK Frequency	f _{IN_REF}	Full operating range. Jitter performance may be re- duced.	24.97		54.06	MHz
		Range for best jitter.	48		54	MHz
Input Voltage Swing	V _{IN_DIFF}		365	_	2500	mVpp_diff
Input Voltage Swing	V _{IN_SE}		365		2000	mVpp_se
Slew rate ^{2,3}	SR		400		_	V/µs
Input Duty Cycle	DC		40		60	%

Notes:

1. Voltage swing is specified as single-ended mVpp.



2. Recommended for specified jitter performance. Slew rate can go lower, but jitter performance could degrade if the minimum slew rate specification is not met (See the Si5397/96 Family Reference Manual).

- 3. Rise and fall times can be estimated using the following simplified equation: $tr/tf_{80-20} = ((0.8 0.2) \times V_{IN Vpp se}) / SR$.
- 4. Standard, Non-standard and Pulsed CMOS refer to different formats of CMOS each with a voltage swing of 1.8V, 2.5V or 3.3V +/-5%.
 - Standard CMOS refers to the industry standard LVCMOS signal.
 - Non-standard CMOS refers to a signal that has been attenuated/level-shifted in order to comply with the specified non-standard VIL and VIH specifications.
 - Pulsed CMOS refers to a signal that has been attenuated/level-shifted and has a low/high duty cycle and must be dc coupled. A typical application example is a low-frequency video frame sync pulse.

Refer to the Si5397/96 Reference Manual for the recommended connections/termination for the different modes.

5. CMOS signals that exceed 3.3 V + 5% can be used as inputs as long as a resistive attenuation network is used to guarantee that the input voltage at the pin does not violate the device's input ratings. Please refer to the Si5397/96 Reference Manual for the recommended connections/termination for this mode.

Table 5.4. Serial and Control Input Pin Specifications

V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDIO}/V_{DDS} = 3.3 V ±5%, 1.8 V ±5%, T_A = -40 to 85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si5397 Serial and Control Ir DSPLL_SEL[1:0])	nput Pins (I2C_SEL,	RSTb, OE0b, A1/SDO, S	CLK, A0/CSb, FI	NC, A0/CS	b, SDA/SDIO,	
	V _{IL}		_	_	0.3 x V _{DDIO} ¹	V
Input Voltage	V _{IH}		0.7 x V _{DDIO} ¹	_	_	V
Input Capacitance	C _{IN}		_	2	_	pF
Input Resistance	RL		_	20	_	kΩ
Minimum Pulse Width	PW	RSTb, FINC	100	_	_	ns
Update Rate	F _{UR}	FINC	_		1	MHz
Si5397 Control Input Pins (I	FDEC, OE1b)					
Input Voltage	V _{IL}		-	_	0.3 x V _{DDS}	V
	V _{IH}		0.7 x V _{DDS}		_	V
Input Capacitance	C _{IN}		_	2	_	pF
Minimum Pulse Width	PW	FDEC	100		_	ns
Update Rate	F _{UR}	FDEC	_		1	MHz
Si5396 Serial and Control Ir	nput Pins (I2C_SEL,	RSTb, OE0b, OE1b, A1/	SDO, SCLK, A0/C	Sb, SDA/	SDIO)	
	V _{IL}		_	—	0.3 x V _{DDIO} ¹	V
Input Voltage	VIH		0.7 x V _{DDIO} ¹	_	_	V
Input Capacitance	C _{IN}			2	_	pF
Input Resistance	RL			20	_	kΩ
Minimum Pulse Width	PW	RSTb	100		_	ns

Table 5.5. Differential Clock Output Specifications

$(V_{DD}$ = 1.8 V ±5%, V_{DDA} = 3.3V ±5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Cor	dition	Min	Тур	Мах	Unit
Output Frequency	f _{OUT}			0.0001	_	720	MHz
	50	f _{OUT} < 40	f _{OUT} < 400 MHz		_	52	%
Duty Cycle	DC	400 MHz < f _{OU}	_T < 720 MHz	45	_	55	%
	V _{OUT}	V _{DDO} = 3.3 V, 2.5 V, or 1.8 V	LVDS	350	450	530	mVpp_se
Output Voltage Amplitude ¹	VOUT	V _{DDO} = 3.3 V, 2.5 V	LVPECL	630	750	950	mVpp_se
		V _{DDO} = 3.3 V	LVDS	1.10	1.20	1.30	V
		VDDO - 3.3 V	LVPECL	1.90	2.00	2.10	V
Common Mode Voltage ^{1,2}	V _{CM}	V _{DDO} = 2.5 V	LVPECL, LVDS	1.10	1.20	1.30	V
		V _{DDO} = 1.8 V	sub-LVDS	0.80	0.90	1.00	V
Output-to-Output Skew (Same DSPLL,Different Outputs)	T _{SKS}	f _{OUT} = 720 MHz (LVDS differential)		_	0	75	ps
OUT-OUTb Skew (Same Out- put)	T _{SK_OUT}	Measured from negative ou		_	0	50	ps
Rise and Fall Times	t _r /t _f	f _{OUT} > 10 (20% to		_	100	200	ps
Differential Output Impedance	Z _O				100		Ω
		10 kHz sinus	oidal noise	_	-101	_	dBc
Devuer Currhy Naise Dejection?		100 kHz sinus	oidal noise	_	-96	_	dBc
Power Supply Noise Rejection ²	PSRR	500 kHz sinus	oidal noise	_	-99	_	dBc
		1 MHz sinuso	oidal noise	_	-97	_	dBc
Output-output Crosstalk ³	XTALK	Si53	97	—	-72	—	dB
		Si53	96	_	-88	_	dB



3. Measured across two adjacent outputs, both in LVDS mode, with the victim running at 155.52 MHz and the aggressor at 156.25 MHz. Refer to "AN862: Optimizing Si534x Jitter Performance in Next Generation Internet Infrastructure Systems" for guidance on crosstalk optimization. Note that all active outputs must be terminated when measuring crosstalk.

Table 5.6. LVCMOS Clock Output Specifications

$(V_{DD}$ = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condit	ion	Min	Тур	Max	Unit
Output Frequency	f _{OUT}			0.0001	_	250	MHz
Dute Quele	D 0	f _{OUT} <100 N	IHz	48	_	52	0/
Duty Cycle	DC	100 MHz < f _{OUT} <	250 MHz	44		56	%
			V	_{DDO} = 3.3 V		11	
		OUTx_CMOS_DRV=1	I _{OH =} –10 mA		_	_	
		OUTx_CMOS_DRV=2	I _{OH =} –12 mA	V _{DDO} x 0.85	_	_	V
		OUTx_CMOS_DRV=3	I _{OH =} –17 mA		_	_	
			V	_{DDO} = 2.5 V			
Output Voltage High ^{1,2,3}	V _{OH}	OUTx_CMOS_DRV=1	I _{OH =} –6 mA		_	_	V
		OUTx_CMOS_DRV=2	I _{OH =} –8 mA	V _{DDO} x 0.85	_	_	
		OUTx_CMOS_DRV=3	I _{OH =} –11 mA		_	_	
			V	_{DDO} = 1.8 V			
		OUTx_CMOS_DRV=2	I _{OH =} –4 mA	V × 0.05	_	_	
		OUTx_CMOS_DRV=3	I _{OH =} –5 mA	V _{DDO} x 0.85	_	_	V
			V	_{DDO} = 3.3 V			
		OUTx_CMOS_DRV=1	I _{OL} = 10 mA	_	_	V _{DDO} x 0.15	
		OUTx_CMOS_DRV=2	I _{OL} = 12 mA	_	_		V
		OUTx_CMOS_DRV=3	I _{OL} = 17 mA	_	_		
			V	_{DDO} = 2.5 V			
Output Voltage Low ^{1,2,3}	V _{OL}	OUTx_CMOS_DRV=1	I _{OL} = 6 mA	_	_		
		OUTx_CMOS_DRV=2	I _{OL} = 8 mA		_	V _{DDO} x 0.15	V
		OUTx_CMOS_DRV=3	I _{OL} = 11 mA	_	_		
			V	_{DDO} = 1.8 V		1	
		OUTx_CMOS_DRV=2	I _{OL} = 4 mA	_	_	V _{DDO} x 0.15	V
		OUTx_CMOS_DRV=3	I _{OL} = 5 mA			V _{DDO} x 0.15	V
			VDDO = 3.3V		400	600	ps
Rise and Fall Times ³	t _r /t _f	(20% to 80%)	VDDO = 2.5 V	—	450	600	ps
			VDDO = 1.8 V	_	550	750	ps



Table 5.7. Output Serial and Status Pin Specifications

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDIO}/V_{DDS} = 3.3 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si5397 Serial and S	tatus Output Pin	s (LOL_Ab, LOL_Bb, LOL_	_Cb, LOL_Db, INTR	b, LOS_XAXE	3b, SDA/SDIO ¹ , A1/S	SDO)
	V _{OH}	I _{OH} = –2 mA	V _{DDIO} ² x 0.85		—	V
Output Voltage	V _{OL}	I _{OL} = 2 mA	_		V _{DDIO} ² x 0.15	V
Si5396 Status Outp	ut Pins (INTRb, L	.OS_XAXBb, SDA/SDIO ¹ , /	A1/SDO)			
	V _{OH}	I _{OH} = –2 mA	V _{DDIO} ² x 0.85		—	V
Output Voltage	V _{OL}	I _{OL} = 2 mA	_		V _{DDIO} ² x 0.15	V
Si5396 Status Outp	ut Pins (LOL_Ab,	, LOL_Bb)				
	V _{OH}	I _{OH} = –2 mA	V _{DDS} x 0.85		_	V
Output Voltage	V _{OL}	I _{OL} = 2 mA	—		V _{DDS} x 0.15	V
Notes:	·		·	<u>.</u>		

1. The V_{OH} specification does not apply to the open-drain SDA/SDIO output when the serial interface is in I²C mode or is unused with I2C_SEL pulled high. V_{OL} remains valid in all cases.

2. V_{DDIO} is determined by the IO_VDD_SEL bit. It is selectable as V_{DDA} or V_{DD}. Users normally select this option in the ClockBuilder Pro GUI. Alternatively, refer to the Si5397/96 Family Reference Manual for more details on register settings.

Table 5.8. Performance Characteristics

V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 85 °C

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
PLL Loop Bandwidth Programming Range ¹	f _{BW}		0.1		4000	Hz
Initial Start-Up Time	t _{START}	Time from power-up to when the device generates free-running clocks	_	30	45	ms
PLL Lock Time ²	t _{ACQ}	With Fastlock enabled, f _{IN} = 19.44 MHz	_	280	300	ms
POR to Serial Interface Ready ³	t _{RDY}			_	15	ms
Maximum Phase Transient During a Hitless Switch ⁴		Single automatic/manual switch between two 8 kHz inputs, DSPLL BW = 40 Hz	_	_	0.8	ns
	t _{SWITCH}	Single automatic/manual switch between two 2 MHz inputs,	_		0.3	ns
		DSPLL BW = 400 Hz f _{IN} = f _{OUT} = 2 MHz DSPLL BW = 4 kHz	_		0.55	ns
Input-to-Output Delay Variation ⁵	t _{IODELAY}	f _{IN} = f _{OUT} = 62 kHz DSPLL BW = 4 kHz	_		0.75	ns
		f _{IN} = f _{OUT} = 8 kHz DSPLL BW = 4 kHz	_		3.00	ns
Jitter Peaking	J _{PK}	Measured with a frequency plan running a 25 MHz input, 25 MHz output, and a loop bandwidth of 4 Hz	_		0.1	dB
Jitter Tolerance	J _{TOL}	Compliant with G.8262 Options 1 and 2 for 1G, 10G or 25G Syn- chronous Ethernet Jitter Modulation Frequency = 10 Hz	_	3180	_	UI pk-pk
Pull-in Range	ω _P		_	500	_	ppm
RMS Phase Jitter ⁶	J_{GEN}	12 kHz to 20 MHz		95	140	fs

Notes:

1. Actual loop bandwidth might be lower; please refer to CBPro for actual value on your frequency plan.

2. Lock Time can vary significantly depending on several parameters, such as bandwidths, LOL thresholds, etc. For this case, lock-time was measured with nominal bandwidth set to 100 Hz, fastlock bandwidth set to 1 kHz, LOL set/clear thresholds of 6/0.6 ppmrespectively, using IN0 as clock reference by removing the reference and enabling it again, then measuring the delta time between the first rising edge of the clock reference and the LOL indicator deassertion.

3. Measured as time from valid VDD/VDDA rails (90% of their value) to when the serial interface is ready to respond to commands.

4. Higher input frequencies will typically result in higher Fpfd frequencies, which, in turn, will result in better hitless switching performance. It is recommended to use higher input frequencies for the best hitless switching performance.

5. Delay is dependent on frequency configuration. Using f_{PFD} < 128 kHz will result in higher delay values. Input clock rise time must be <200 ps.

6. Test conditions: f_{IN} = 19.44 MHz, f_{OUT} = 156.25 MHz LVPECL, loop bandwidth = 100 Hz, f_{XTAL} = 48 MHz.

Table 5.9. I²C Timing Specifications (SCL, SDA)

$V_{DD}{=}~1.8~V~\pm5\%,~V_{DDA}{=}~3.3~V~\pm5\%,~V_{DDS}{/}V_{DDIO}{=}~3.3~V~\pm5\%,~1.8~V~\pm5\%,~T_{A}{=}~-40~to~85~^\circ C$

Parameter	Symbol	Test Condition		rd Mode kbps	Fast Mode 400 kbps		Unit
			Min	Max	Min	Мах	
SCL Clock Frequency	f _{SCL}		_	100	_	400	kHz
SMBus Timeout	_		25	35	25	35	ms
Hold time (Repeated) START condition	t _{HD:STA}		4.0	_	0.6	_	μs
Low Period of the SCL Clock	t _{LOW}		4.7	_	1.3	_	μs
HIGH Period of the SCL Clock	tніgн		4.0	_	0.6	_	μs
Setup Time for a Repeated START Condition	t _{SU:STA}		4.7	_	0.6	_	μs
Data Hold Time	t _{HD:DAT}		100	_	100	_	ns
Data Setup Time	t _{SU:DAT}		250	_	100	_	ns
Rise Time of both SDA and SCL Signals	t _r		_	1000	20	300	ns
Fall Time of both SDA and SCL Signals	t _f		_	300	_	300	ns
Setup Time for STOP Condi- tion	tsu:sто		4.0	_	0.6	_	μs
Bus Free Time between a STOP and START Condition	t _{BUF}		4.7	_	1.3	_	μs
Data Valid Time	t _{VD:DAT}		_	3.45	_	0.9	μs
Data Valid Acknowledge Time	t _{VD:ACK}		_	3.45	_	0.9	μs



Figure 5.1. I²C Serial Port Timing Standard and Fast Modes

Table 5.10. SP	Timina 🕄	Specifications	(4-Wire)
----------------	----------	----------------	----------

 $(V_{DD} = 1.8 \text{ V} \pm 5\%, V_{DDA} = 3.3 \text{ V} \pm 5\%, V_{DDIO} = 3.3 \text{ V} \pm 5\%, 1.8 \text{ V} \pm 5\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Min	Тур	Мах	Unit
SCLK Frequency	f _{SPI}	_	_	20	MHz
SCLK Duty Cycle	T _{DC}	40	_	60	%
SCLK Period	T _C	50	_	_	ns
Delay Time, SCLK Fall to SDO Active	T _{D1}	_	_	18	ns
Delay Time, SCLK Fall to SDO	T _{D2}	_	_	15	ns
Delay Time, CSb Rise to SDO Tri-State	T _{D3}	_	_	15	ns
Setup Time, CSb to SCLK	T _{SU1}	5	_	_	ns
Hold Time, SCLK Fall to CSb	T _{H1}	5	_	_	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	_	_	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	_	_	ns
Delay Time Between Chip Selects (CSb)	T _{CS}	95	_	_	ns



Figure 5.2. 4-Wire SPI Serial Interface Timing

Table 5.11. SPI Timing Specifications (3-Wire)

(V_{DD} = 1.8 V ±5%, V_{DDA} = 3.3 V ±5%, V_{DDIO}= 3.3 V ±5%, 1.8 V ±5%, T_A = -40 to 85 °C)

Parameter	Symbol	Min	Тур	Max	Units
SCLK Frequency	f _{SPI}	_	_	20	MHz
SCLK Duty Cycle	T _{DC}	40		60	%
SCLK Period	T _C	50	_	_	ns
Delay Time, SCLK Fall to SDIO Turn-on	T _{D1}	_	12.5	18	ns
Delay Time, SCLK Fall to SDIO Next-bit	T _{D2}	_	10	15	ns
Delay Time, CSb Rise to SDIO Tri-State	T _{D3}	_	10	15	ns
Setup Time, CSb to SCLK	T _{SU1}	5	_	_	ns
Hold Time, SCLK Fall to CSb	T _{H1}	5	_	_	ns
Setup Time, SDI to SCLK Rise	T _{SU2}	5	_	_	ns
Hold Time, SDI to SCLK Rise	T _{H2}	5	_	_	ns
Delay Time Between Chip Selects (CSb)	T _{CS}	95	_	_	ns



Figure 5.3. 3-Wire SPI Serial Interface Timing

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit	
Crystal Frequency Range	f _{XTAL} (A/B/C/D)	Full operating range. Jit- ter performance may be reduced.	24.97	_	54.06	MHz	
		Range for best jitter.	48	_	54	MHz	
Load Capacitance	CL		_	8		pF	
Crystal Drive Level	dL		_	_	200	μW	
Equivalent Series Resistance	r _{ESR}	Refer to the Si5397/96 Family Reference Manual to determine ESR and shunt capacitance.					
Shunt Capacitance	Co						

Table 5.12. External Crystal Specifications for Grades A/B/C/D¹

Notes:

1. Refer to the Si534x/8x/9x Recommended Crystal, TCXO and OCXOs Reference Manual for recommended 48 to 54 MHz crystals.

Table 5.13. Internal Reference Specifications for Grade J/K/L/M^{1, 2}

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Initial Accuracy	—		-8	_	+8	ppm
Frequency Characteristics across Temperature	_	Inclusive of temperature range of –40 to 125 °C, aging at 115 °C and reflow	-88	_	+88	ppm
Activity Dip	—	Frequency Perturbations	-2	_	+2	ppm
Overall Accuracy	_	Inclusive of Initial Accuracy, Frequency Characteristics Across Temperature and Activi- ty Dips (all items listed above)	-98	_	+98	ppm

Note:

1. These devices with integrated reference have been tuned with an internal 48 MHz reference to deliver optimum performance. It is important to note that connecting an external reference to a device that already has an integrated reference is not allowed. Doing so could lead to internal damage to the circuits.

2. Clocks that feature the integrated crystal may require a slightly longer settling time compared to the external crystal device. See the Reference Manual for more details.

Parameter	Symbol	Test Condition	44-QFN	44-LGA	Unit
The second Description		Still Air ^{1, 2}	22.3	25.49	°C/W
Thermal Resistance	θ _{JA}	Air Flow 1 m/s ^{1, 2}	19.4	22.14	°C/W
Junction to Ambient		Air Flow 2 m/s ^{1, 2}	18.4	21.13	°C/W
Thermal Resistance	θJC		10.9	9.87	°C/W
Junction to Case	OJC		10.9	9.07	0/00
Thermal Resistance	θ _{JB}		9.3	9.52	°C/W
Junction to Board	Ψ_{JB}		9.2	9.58	°C/W
Thermal Resistance	W		0.23	0.91	°C/W
Junction to Top Center	Ψ _{JT}		0.23	0.81	C/VV

Table 5.14. Thermal Characteristics 44-QFN and 44-LGA (Si5396)

Note:

1.44-QFN: Based on PCB Dimension: 3" x 4.5" PCB Thickness: 1.6 mm, PCB Land/Via: 36, Number of Cu Layers: 4.

2.44-LGA: Based on 4 layer PCB with dimension 4" x 4.5", PCB Thickness of 1.6 mm, per JEDEC. PCB Center Land with 16 Via to top internal plane of PCB.

Table 5.15. Thermal Characteristics 64-QFN and 64-LGA (Si5397)

Parameter	Symbol	Test Condition	64-QFN	64-LGA	Unit
The second Description		Still Air ^{1, 2}	22	22.3	°C/W
Thermal Resistance Junction to Ambient	θ _{JA}	Air Flow 1 m/s ^{1, 2}	19.4	19.4	°C/W
Junction to Ambient		Air Flow 2 m/s ^{1, 2}	18.3	18.4	°C/W
Thermal Resistance	θ _{JC}		9.5	10.9	°C/W
Junction to Case	0,0		5.5	10.5	0,11
Thermal Resistance	θ_{JB}		9.4	9.3	°C/W
Junction to Board	Ψ_{JB}		9.3	9.2	°C/W
Thermal Resistance	Ψ _{JT}		0.2	0.23	°C/W
Junction to Top Center	₽ JT		0.2	0.23	C/VV

Note:

1.64-QFN: Based on PCB Dimension: 3" x 4.5" PCB Thickness: 1.6 mm, PCB Land/Via: 36, Number of Cu Layers: 4.

2.64-LGA: Based on 4 layer PCB with dimension 4" x 4.5", PCB Thickness of 1.6 mm, per JEDEC. PCB Center Land with 16 Via to top internal plane of PCB.

Parameter	Symbol	Test Condition	Value	Unit
DC Supply Voltage	V _{DD}		-0.5 to 3.8	V
	V _{DDA}		-0.5 to 3.8	V
	V _{DDO}		-0.5 to 3.8	V
	V _{DDS}		-0.5 to 3.8	V
Input Voltage Range	V ₁₁ ⁴	IN0 – IN3	-1.0 to 3.8	V
		RSTb, OE0b, OE1b, I2C_SEL,		
	V _{I2}	FINC, FDEC, PLL_SEL[1:0]	–0.5 to 3.8	V
		SDA/SDIO, A1/SDO, SCLK, A0/CSb		
	V _{I3}	XA/XB	-0.5 to 2.7	V
Latch-up Tolerance	LU		JESD78 Compliant	
ESD Tolerance	НВМ	100 pF, 1.5 kΩ	2.0	kV
Max Junction Temperature in Operation	T _{JCT}		125	°C
Storage Temperature Range	T _{STG}		-55 to 150	°C
Soldering Temperature (Pb-free profile) ⁵	T _{PEAK}		260	°C
Soldering Temperature Time at T _{PEAK} (Pb-free profile) ⁵	T _P		20–40	S
	1		1	1

Table 5.16. Absolute Maximum Ratings^{1,2,3}

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- 2.64-QFN/LGA and 44-QFN/LGA packages are RoHS compliant.
- 3. For detailed packaging information, go to www.silabs.com/support/quality/pages/RoHSInformation.aspx.
- 4. The minimum voltage at these pins can be as low as –1.0 V when an ac input signal of 10 MHz or greater is applied. See Table 5.3 Input Clock Specifications on page 23 spec for Single-ended ac-coupled f_{IN} < 250 MHz.
- 5. The device is compliant with JEDEC J-STD-020.


Figure 6.1. Using the Si5397 to Clean Gapped Clocks in an OTN Application

7. Detailed Block Diagrams



Figure 7.1. Si5397 Block Diagram



Figure 7.2. Si5396 Block Diagram









Figure 8.2. Input = 25 MHz; Output = 625 MHz, 2.5 V LVDS



Figure 8.3. Input = 19.44 MHz; Output = 644.53125 MHz, 2.5 V LVDS



Figure 8.4. Input = 25 MHz; Output = 644.53125 MHz, 2.5 V LVDS

9. Pin Descriptions



*Grades A/B/C/D require external references so these pins can be connected to those references (XTAL, XO, VCXO etc). Note that connecting an external reference to a device that already has an internal reference is not recommended and could lead to internal damage to the circuits.

Pin	Pin Number		Pin			
Name	Si5397A/B	Si5397C/D	Si5396	Type ²	Function	
Inputs						
XA/NC	8	8	5	I	Crystal Input for Grade A/B/C/D. Input pins for	
					external crystal (XTAL). Alternatively these pins can be driven with an external reference clock (REFCLK). An internal register bit selects XTAL or REFCLK mode. Default is XTAL mode.	
XB/NC	9	9	6	I	NC (No-Connect) for Grades J/K/L/M. These devices have an integrated reference and these pins cannot be connected to an external reference. They should be left floating to avoid damage or interference to the internal reference.	
X1/NC	7	7	4	I	XTAL Shield for Grade A/B/C/D. Connect these	
X2/NC	10	10	7	I	 pins directly to the XTAL ground pins. X1, X2 and the XTAL ground pins should be separated from the PCB ground plane. Refer to the Si5397/96 Family Reference Manual for layout guidelines. NC (No-Connect) for Grades J/K/L/M or external reference clocks. These pins should be left dis- connected for Grades J/K/L/M with integrated ref- erence or when connecting XA/XB pins to an ex- ternal reference clock (REFCLK) 	
IN0	63	63	43	l		
IN0b	64	64	44	I		
IN1	1	1	1	I	Clock Inputs. These pins accept an input clock for synchronizing the device. They support both	
IN1b	2	2	2	I	differential and single-ended clock signals. Refer to for input termination options. These pins are	
IN2	14	14	10	I	high-impedance and must be terminated external-	
IN2b	15	15	11	I	be grounded when accepting a single-ended	
IN3	61	61	41	I	- clock.	
IN3b	62	62	42	I	1	
Outputs						

Table 9.1. Si5397/96 Pin Descriptions¹

Si5397/96 Data Sheet Pin Descriptions

Pin		Pin Number		Pin	Function
Name	Si5397A/B	Si5397C/D	Si5396	Type ²	Function
OUT0	24	24	20	0	
OUT0b	23	23	19	0	
OUT1	31	38	25	0	
OUT1b	30	37	24	0	
OUT2	35	45	31	0	
OUT2b	34	44	30	0	
OUT3	38	51	36	0	Output Clocks. These output clocks support a
OUT3b	37	50	35	0	programmable signal amplitude and common mode voltage. Desired output signal format is con-
OUT4	45	—	_	0	figurable using register control. Termination rec- ommendations are provided in and . Unused out-
OUT4b	44	_		0	puts should be left unconnected.
OUT5	51	_	_	0	
OUT5b	50	_	_	0	
OUT6	54	_		0	
OUT6b	53	_	_	0	
OUT7	59	_	_	0	
OUT7b	58	—	—	0]

Si5397/96 Data Sheet Pin Descriptions

Pin		Pin Number		Pin	E
Name	Si5397A/B	Si5397C/D	Si5396	Type ²	Function
Serial Interface					
I2C_SEL	39	39	38	I	$I^{2}C$ Select. ³ This pin selects the serial interface mode as $I^{2}C$ (I2C_SEL = 1) or SPI (I2C_SEL = 0). This pin is internally pulled high.
SDA/SDIO	18	18	13	I/O	Serial Data Interface. ³ This is the bidirectional data pin (SDA) for the I^2C mode, or the bidirectional data pin (SDIO) in the 3-wire SPI mode, or the input data pin (SDI) in 4-wire SPI mode. When in I^2C mode, this is an open-drain output and must be pulled-up using an external resistor of at least1 k Ω . No pull-up resistor is needed when in SPI mode, as the output is a push-pull driver. Tie low when unused.
A1/SDO	17	17	15	I/O	Address Select 1/Serial Data Output. ³ In I ² C mode this pin is an open drain and functions as the A1 address input pin. It does not have an internal pull-up or pull-down resistor. In 4-wire SPI mode this output is a push pull driver and functions as the serial data output (SDO) pin. It drives high to the voltage selected by the IO_VDD_SEL bit. Leave disconnected when unused.
SCLK	16	16	14	I	Serial Clock Input. ³ This pin functions as the serial clock input for both I ² C and SPI modes. When in I ² C mode, this pin must be pulled-up using an external resistor of > 1 k Ω . No pull-up resistor is needed when in SPI mode.
A0/CSb	19	19	16	I	Address Select 0/Chip Select. ³ This pin func- tions as the hardware controlled address A0 in I ² C mode. In SPI mode, this pin functions as the chip select input (active low). This pin is internally pulled-up.
Control/Status					
INTRb	12	12	17	0	Interrupt.³ This pin is asserted low when a change in device status has occurred. It should be left unconnected when not in use.
RSTb	6	6	3	I	Device Reset. ³ Active low input that performs power-on reset (POR) of the device. Resets all internal logic to a known state and forces the device registers to their default values. Clock outputs are disabled during reset. This pin is internally pulled-up.
OE0b	11	11	12	1	Output Enable 0. ³ This pin is used to enable (when held low) and disable (when held high) the output clocks. By default this pin controls all outputs. It can also be configured to control a subset of outputs. See 4.9.7 Output Enable/Disable for details. This pin is internally pulled-down.

Pin Name	Si5397A/B	Pin Number Si5397C/D	Si5396	Pin Type ²	Function	
OE1b	41	41	_		Output Enable 1. (Si5397)⁴ This is an additional output enable pin that can be configured to control a subset of outputs. By default it has no control on the outputs until configured. See 4.9.7 Output Enable/Disable for details. There is no internal pull-up/pull-down for this pin. This pin must be pulled up or down externally (do not leave floating when not in use).	
	_	_	37		Output Enable 1. (Si5396)³ This is an additional output enable pin that can be configured to control a subset of outputs. By default it has no control on the outputs until configured. See 4.9.7 Output Enable/Disable for details. This pin is internally pulled-down.	
LOL_Ab	3	3	28	0	Loss Of Lock_A/B/C/D. ^{3, 4} These output pins in-	
LOL_Bb	4	4	27	0	dicate when DSPLL A, B, C, D is out-of-lock (low) or locked (high). They can be left unconnected	
LOL_Cb	5	5	—	0	when not in use. Si5397: See Note 3, Si5396: See	
LOL_Db	47	47	—	0	Note 4.	
LOS_XAXBb	25	25	33	0	Status Pins. ³ This pin indicates a loss of signal alarm on the XA/XB pins. This either indicates a XTAL failure or a loss of external signal on the XA/XB pins. This pin can be left unconnected when unused.	
DSPLL_SEL0	26	26	_	I	DSPLL Select Pins (Si5397 only). ³ These pins	
DSPLL_SEL1	27	27	_	I	are used in conjunction with the FINC and FDEC pins. The DSPLL_SEL[1:0] pins determine which DSPLL is affected by a frequency change using the FINC and FDEC pins. See 4.5 Digitally-Con- trolled Oscillator (DCO) Mode for details. These pins are internally pulled-down.	
FDEC	42	42	_	I	Frequency Decrement Pin (Si5397 only). ⁴ This pin is used to step-down the output frequency of a selected DSPLL. The frequency change step size is register configurable. The DSPLL that is affected by the frequency change is determined by the DSPLL_SEL[1:0] pins. This pin must be pulled up or down externally (do not leave floating when not in use).	
FINC	48	48	_	I	Frequency Increment Pin (Si5397 only). ³ This pin is used to step-up the output frequency of a selected DSPLL. The frequency change step size is register configurable. The DSPLL that is affected by the frequency change is determined by the DSPLL_SEL[1:0] pins. This pin is pulled low internally and can be left unconnected when not in use.	

Pin		Pin Number		Pin	Function	
Name	Si5397A/B	Si5397C/D	Si5396	Type ²	Function	
	20	20	_	_		
	21	21	_	_	_	
	_	29	_	_	_	
	_	30	_	_	_	
	_	31	_	_		
	_	33	_	_		
	_	34	_	_	_	
	_	35	_	_	Reserved. These pins are connected to the die.	
RSVD	_	52	_	_	Leave disconnected.	
	_	53	_	_		
	_	54	_	_		
	55	55	_	_		
	56	56	_	_		
	_	57	_	_		
	_	58	_	_		
	_	59	_	_	_	
NC	28	28	22	_	No Connect. These pins are not connected to the die. Leave disconnected.	
Power						
	32	32	21		Core Supply Voltage. The device core operates	
	46	46	32		from a 1.8 V supply. See the Si5397/96 Family	
VDD	60	60	39	P	Reference Manual for power supply filtering rec- ommendations. A 0402 1 µF capacitor should be	
	_	_	40	-	placed very near each of these pins.	
	13	13	8	Р	Core Supply Voltage 3.3 V. This core supply pin	
VDDA	-	_	9	Р	 requires a 3.3 V power source. See the Si5397/9 Family Reference Manual for power supply filter- ing recommendations. A 0402 1 µF capacitor should be placed very near each of these pins. 	
VDDS	40	40	26	Р	Status Output Voltage. The voltage on this pin determines VOL/VOH on the Si5396 LOL_Ab and LOL_Bb outputs. On the Si5397, this pin determines VIL/VIH for the FDEC and OE1b inputs. Connect to either 3.3 V or 1.8 V. A 0.1 µF bypass capacitor should be placed very close to this pin.	

Pin		Pin Number		Pin	Function
Name	Si5397A/B	Si5397C/D	Si5396	Type ²	Function
VDDO0	22	22	18	Р	
VDDO1	29	36	23	Р	Output Clock Supply Voltage 0–7. Supply volt-
VDDO2	33	43	29	Р	age (3.3 V, 2.5 V, 1.8 V) for OUTn, OUTnb out- puts. A 0.1 uF bypass capacitor should be placed
VDDO3	36	49	34	Р	very close to this pin. Leave VDDO pins of unused output drivers unconnected. An alternate option is
VDDO4	43	_	_	Р	to connect the VDDO pin to a power supply and
VDDO5	49	_	_	Р	disable the output driver to minimize current con- sumption. A 0402 1 µF capacitor should be placed
VDDO6	52	_	_	Р	very near each of these pins.
VDDO7	57	_	_	Р	
GND PAD	_	_	_	Р	Ground Pad. This pad provides connection to ground and must be connected for proper operation. Use as many vias as practical and keep the via length to an internal ground plan as short as possible.

Notes:

1. Refer to the Si5397/96 Family Reference Manual for more information on register setting names.

2. I = Input, O = Output, P = Power.

3. The IO_VDD_SEL control bit (0x0943 bit 0) selects 3.3 V or 1.8 V operation.

4. The voltage on the VDDS pin(s) determines 3.3 V or 1.8 V operation.

5. All status pins except I^2C and SPI are push-pull.

10. Package Outlines

10.1 Si5397 9x9 mm 64-QFN Package Diagram

The figure below illustrates the package details for the Si5397 A/B/C/D. The table below lists the values for the dimensions shown in the illustration.



Figure 10.1. 64-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах			
А	0.80	0.85	0.90			
A1	0.00	0.02	0.05			
b	0.18	0.25	0.30			
D		9.00 BSC				
D2	5.10	5.20	5.30			
е	0.50 BSC					
E	9.00 BSC					
E2	5.10	5.10 5.20				
L	0.30	0.40	0.50			
aaa	—	—	0.15			
bbb	—					
ccc	—	—	0.08			
ddd	_	_	0.10			

Table 10.1. Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

10.2 Si5397 9x9 mm 64-LGA Package Diagram

The following figure illustrates the package details for the Si5397 J/K/L/M. The table lists the values for the dimensions shown in the illustration.



Figure 10.2. 64-Pin LGA

Table 10.2. Package Dimensions

Dimension	Min	Nom	Мах		
A	0.9	1	1.1		
A1		0.26 REF			
A2		0.70 REF			
b	0.2	0.25	0.3		
b1	0.8	0.85	0.9		
D		9 BSC			
E	9 BSC				
e		0.5 BSC			
e1	1.0 BSC				
L	0.315 0.365 0.415				
L1	0.080 REF				
ааа	0.1				
bbb	0.2				
CCC	0.1				
ddd		0.08			

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

10.3 Si5396 7x7 mm 44-QFN Package Diagram

The figure below illustrates the package details for the Si5396 A/B. The table below lists the values for the dimensions shown in the illustration.



Figure 10.3. 44-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах			
A	0.80	0.85	0.90			
A1	0.00	0.02	0.05			
b	0.18	0.25	0.30			
D		7.00 BSC				
D2	5.10	5.20	5.30			
e	0.50 BSC					
E		7.00 BSC				
E2	5.10	5.10 5.20				
L	0.30	0.40	0.50			
ааа	—	—	0.15			
bbb	_					
ccc	—	—	0.08			
ddd		_	0.10			

Table 10.3. Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

10.4 Si5396 7x7 mm 44-LGA Package Diagram

The following figure illustrates the package details for the Si5396 J/K. The table lists the values for the dimensions shown in the illustration.



Figure 10.4. 44-Pin Quad Flat No-Lead (QFN)

Dimension	Min	Nom	Мах			
А	0.80	0.85	0.90			
A1	0.00	0.02	0.05			
b	0.18	0.25	0.30			
D		7.00 BSC				
D2	5.10	5.20	5.30			
e	0.50 BSC					
E	7.00 BSC					
E2	5.10	5.20	5.30			
L	0.30	0.40	0.50			
aaa	—	_	0.10			
bbb	—	—	0.10			
ccc	_	_	0.08			
ddd	_	—	0.10			

Table 10.4. Package Dimensions

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220.

11. PCB Land Pattern

The figure below illustrates the PCB land pattern details for the devices. The table below lists the values for the dimensions shown in the illustration. Refer to the Si5397/96 Family Reference Manual for information about thermal via recommendations.



Figure 11.1. PCB Land Pattern

Table 11.1. PCB Land Pattern Dimensions

Dimension	Si5397 (Max)	Si5396 (Max)
C1	8.90	6.90
C2	8.90	6.90
E	0.50	0.50
X1	0.30	0.30
Y1	0.85	0.85
X2	5.30	5.30
Y2	5.30	5.30

Notes:

General

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition is calculated based on a fabrication Allowance of 0.05 mm.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

Stencil Design

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 4. While the same land pattern design can be used for both QFN and LGA package types, the stencil design will need to match the respective ground pads as shown in the Package outline.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

12. Top Marking





Line	Characters	Description
1	Si5397g- Si5396g-	Base part number and Device Grade.
		Si5397: Quad/Dual PLL; 64-QFN
		Si5396: Dual PLL; 44-QFN
		g = Device Grade (A/B/C/D/J/K/L/M). See 3. Ordering Guide for more information.
		– = Dash character.
2	Rxxxx-GM	R = Product revision. (See 3. Ordering Guide for current revision.)
		xxxxx = Customer specific NVM sequence number. (Optional NVM code assigned for custom, factory pre-programmed devices. Characters are not included for standard, factory default configured devices). See 3. Ordering Guide for more information.
		-GM = Package (QFN) and temperature range (–40 to +85 °C).
3	YYWWTTTTTT	YYWW = Characters correspond to the year (YY) and work week (WW) of package assembly.
		TTTTTT = Manufacturing trace code.
4	CC	CC = Taiwan; Country of Origin (ISO Abbreviation)

13. Revision History

Revision 1.0

June, 2019

- · Add Integrated reference options J/K/L/M
- Updated Figure 4.3. Crystal Resonator and External Reference Clock Connection Options
- Table 5.2 DC Characteristics
 - · Core supply current IDD/IDDA limits clarified for each device
 - · Output Buffer supply conditions clarified
 - · Total power dissipation numbers updated
 - · Updated test configuration diagrams
- Table 5.3 Input clock specifications
 - Updated Input voltage section of "LVCMOS / Pulsed CMOS DC-Coupled Input Buffer" to include standard CMOS
- Table 5.5 Differential Clock Output Specifications
 - · Increased max Rise and Fall times from 150ps to 200ps based on final characterization
- Table 5.6. LVCMOS Clock Output Specifications
 - · Updated Min and Max limits for duty cycle
 - · Updated test configuration diagrams
- Table 5.8. Performance Characteristics
 - · Updated hitless switching specifications
- · Updated Table 5.10. SPI Timing Specifications (4-Wire) table and timing diagram
- Updated Table 5.11. SPI Timing Specifications (3-Wire)
- Changed NC/XA, NC/XB, NC/X1, NC/X2 to XA, XB, X1, X2 respectively since integrated crystal devices are getting their own data sheet

Revision 0.96

June, 2018

Preliminary data sheet.



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specificant personal injury or death. Silicon Labs products are not designed or authorized to be used within any FDA Class III devices, applications. Silicon Labs products shall lunder no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product applications.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLaido®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem@, Precision32@, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com