

# **Intel® 7500 Chipset**

**Datasheet**

*March 2010*

Reference Number: 322827-001



THIS SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 7500 chipset and Intel® Itanium® processor 9300 series, ICH9/ICH10, Intel® Xeon® processor 7500 series-based platform and Intel Itanium processor 9300 series-based platforms may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain computer system software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

No computer system can provide absolute security under all conditions. Intel® Trusted Execution Technology (Intel® TXT) requires a computer system with Intel® Virtualization Technology, an Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel TXT-compatible measured launched environment (MLE). The MLE could consist of a virtual machine monitor, an OS or an application. In addition, Intel TXT requires the system to contain a TPM v1.2, as defined by the Trusted Computing Group and specific software for some uses. For more information, see http://www.intel.com/technology/security/.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's Web Site.

Intel, Xeon, Itanium, and the Intel logo are trademarks of Intel Corporation in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2010, Intel Corporation.



## **Contents**



































## **Figures**







## **Tables**



















**§**



## **Product Features**

- **Processor**
	- Intel® Xeon® Processor 7500 Series
	- Intel® Itanium® Processor 9300 Series
- Two Full-Width Intel<sup>®</sup> QuickPath Interconnect **(Intel® QPI)**
	- Packetized protocol with 18 data/protocol bits and 2 CRC bits per link per direction
	- 4.8 GT/s, 5.86 GT/s, and 6.4 GT/s supporting different routing lengths
	- Fully-coherent write cache with inbound write combining
	- Read Current command support
	- Support for 64-byte cacheline size

#### **PCI Express\* Features**

- Two x16 PCI Express\* Gen2 ports each supporting up to 8 GB/s/direction peak bandwidth
- All ports are configurable as two independent x8 or four independent x4 interfaces
- An additional x4 PCI Express Gen2 port configurable to 2 x 2 interfaces
- Dual unidirectional links
- Supports PCI Express Gen1 and Gen2 transfer rates
- Peer-to-peer support between PCI Express interfaces
- Support for multiple unordered inbound traffic streams
- Support for Relaxed Ordering attribute
- Full support for software-initiated PCI Express power management
- x8 Server I/O Module (SIOM) support
- Alternative Requester ID (ARI) capability
- **Enterprise Southbridge Interface (ESI) Features**
	- One x4 ESI link interface supporting PCI
	- Express Gen1 (2.5 Gbps) transfer rate — Intel® I/O Controller Hub (ICH) Support. Dedicated legacy bridge interface
- Supports Controller Link (CL)
- **Supports Intel® I/O Acceleration Technology (Intel® I/OAT) Gen3**
	- Includes previous generation Intel I/OAT features, focused on reduced latency and CPU utilization for I/O traffic
	- Increased bandwidth to support multiple 10 GbE links
	- Flow-through CRC
	- Virtualization friendly Assignable channels, Inter/intra VM copy, page zeroing
- **Supports Intel<sup>®</sup> Virtualization Technology for<br>Directed I/O (Intel VT-d), Second Revision**
- Reliability, Availability, Serviceability (RAS)
	- Supports SMBus Specification, Revision 2.0 slave interface for server management with Packet Error Checking
	- Improved RAS achieved by protecting internal data paths through ECC and parity protection mechanisms
	- Supports PCI Express Base Specification, Revision 2.0 CRC with link-level retry
	- Supports both standard and rolling Intel® QuickPath Interconnect CRC with link level retry
	- Advanced Error Reporting capability for PCI Express link interfaces
	- Native PCI Express Hot-Plug support
	- Error injection capabilities
	- Performance monitoring capabilities
	- Power Management
	- Intel QuickPath Interconnect hot-plug
- **Security**
	- TPM 1.2 and Intel VT-d
- **Package**
	- FC-BGA
		- 37.5 mm x 37.5 mm
		- 1295 balls
	- Full grid pattern
- *Note:* Refer to Intel 7500 Chipset full specification and Intel 7500 Chipset specification update for further details.

**§**





## <span id="page-18-0"></span>**1 Introduction**

## <span id="page-18-1"></span>**1.1 System Configuration Overview**

The I/O Hub (IOH) component provides a connection point between various I/O components and Intel® QuickPath Interconnect based processors. platforms. Contact you local Intel representative for details on those processors.

For example topologies supported by the IOH, refer to [Chapter 2, "Platform Topology."](#page-26-4)

This document is for the common feature sets as well as feature differences between the platforms. Throughout the document, platform-specific features will be identified and spelled out. It is important for the reader to clearly comprehend the feature deltas and platform implications associated with designing the IOH for system compatibility.

### <span id="page-18-2"></span>**1.2 Feature Summary**

The IOH provides the interface between the processor Intel QuickPath Interconnect and industry-standard PCI Express\* components. The two Intel QuickPath Interconnect interfaces are full-width links (20 lanes in each direction). The two x16 PCI Express Gen2 ports are also configurable as x8 and x4 links compliant to the *PCI Express Base Specification,* Revision 2.0. The single x4 PCI Express Gen2 port can bifurcate into two independent x2 interfaces. In addition, the legacy IOH supports a x4 ESI link interface for the legacy bridge. For multiprocessor platforms, non-legacy IOHs also support an additional x4 PCI Express Gen1 interface. Refer to [Figure 1-1](#page-19-1) for a high-level view of the IOH and its interfaces. The IOH supports the following features and technologies:

- Intel<sup>®</sup> QuickPath Interconnect multiprocessor-small profile
- Intel<sup>®</sup> QuickPath Interconnect multiprocessor-enterprise profile (Intel<sup>®</sup> Itanium<sup>®</sup> processor 9300 series-based platforms)
	- Interface to CPU or other IOH (limited configurations)
- PCI Express Gen2
- Intel<sup>®</sup> I/O Accelerated Technology (Intel<sup>®</sup> I/OAT) Gen3 (updated DMA engine with virtualization enhancements)
- Intel<sup>®</sup> Management Engine (Intel<sup>®</sup> ME)





**Figure 1-1. IOH High-Level Block Diagram**

<span id="page-19-1"></span>

*Note:* The internal IOH interfaces are designed to communicate with each other. This communication is illustrated in the diagram above as a shared bus; however, this is a conceptual diagram and does not represent actual implementation and connectivity.

### <span id="page-19-0"></span>**1.2.1 Features By Segment based on PCI Express Ports**

The following table shows the features that will be supported for this chipset.

### <span id="page-19-2"></span>**Table 1-1. High-Level Feature Summary**



### **1.2.1.1 Addressability By Profile**

The IOH supports MP addressability up to 46 bits for Intel Xeon processor 7500 series based platforms and 51 bits for Intel Itanium processor 9300 series-based platforms. Note that the CPU may further limit the addressability.



### <span id="page-20-0"></span>**1.2.2 Non-Legacy IOH**

For multiprocessor configurations where there is more than one IOH, one of the IOHs will be considered the legacy IOH. The legacy IOH will be connected to the ICH10 legacy component. For the remaining non-legacy IOHs, the ESI port to the ICH10 will be either configured as a Gen1 x4 PCIe\* link, or treated as an ESI port that is disabled.

For additional details on configurations with more than one IOH, please refer to [Chapter 2, "Platform Topology"](#page-26-4).

### <span id="page-20-1"></span>**1.2.3 Intel® QuickPath Interconnect Features**

- Two full-width Intel QuickPath Interconnect link interfaces:
- Packetized protocol with 18 data/protocol bits and 2 CRC bits per link per direction — Supporting 4.8 GT/s, 5.86 GT/s and 6.4 GT/s
- Fully-coherent write cache with inbound write combining
- Read Current command support
- Support for 64-byte cacheline size

### <span id="page-20-2"></span>**1.2.4 PCI Express\* Features**

- Two x16 PCI Express\* Gen2 ports each supporting up to 8 GB/s/direction peak bandwidth
	- All ports are configurable as two independent x8 or four independent x4 interfaces
- An additional x4 PCI Express Gen2 port configurable to 2 x2 interfaces
- An additional x4 PCI Express Gen1 port on non-legacy IOHs. This port is the ESI port on legacy IOHs
- Dual unidirectional links
- Supports PCI Express Gen1 and Gen2 transfer rates
- Peer-to-peer support between PCI Express interfaces
- Support for multiple unordered inbound traffic streams
- Support for Relaxed Ordering attribute
- Full support for software-initiated PCI Express power management
- x8 Server I/O Module (SIOM) support
- Alternative Requester ID (ARI) capability
- Auto negotiation is not a supported feature

### <span id="page-20-3"></span>**1.2.5 Enterprise South Bridge Interface (ESI) Features**

- One x4 ESI link interface supporting PCI Express Gen1 (2.5 Gbps) transfer rate  $-$  Dedicated legacy bridge (Intel<sup>®</sup> I/O Controller Hub (ICH)) interface
- ICH Support
- For non-legacy IOHs, this interface is configurable as a x4 Gen1 PCI Express port



### <span id="page-21-0"></span>**1.2.6 Controller Link (CL)**

The Controller Link is a private, low pin count, low power, communication interface between the IOH and ICH portions of the Manageability Engine subsystem.

## <span id="page-21-1"></span>**1.2.7 Intel® I/OAT Gen3**

- Includes previous generation Intel I/OAT features, focused on reduced latency and CPU utilization for I/O traffic
- Increased bandwidth to support multiple 10 GbE links
- Flow-through CRC
- Virtualization friendly
	- Assignable channels, Inter/intra VM copy, page zeroing

### <span id="page-21-2"></span>**1.2.8 Intel® Virtualization Technology for Directed I/O (Intel® VT-d), Second Revision**

- Builds upon first generation of Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel<sup>®</sup> VT-d) features
- Improved performance through better invalidation architecture
- Support for end-point Address Translation Caching (ATC) compliant with the PCI-SIG IOV *Address Translation Services (ATS), Revision 1.0* specification.
- Interrupt remapping
- Optimized translation of sequential accesses
- IOV support (ARI)

### <span id="page-21-3"></span>**1.2.9 Reliability, Availability, Serviceability (RAS) Features**

- Supports an *SMBus Specification*, Revision 2.0 slave interface for server management with Packet Error Checking:
	- SMBus and JTAG access to IOH configuration registers for out-of-band server management
- Improved RAS achieved by protecting internal datapaths through ECC and parity protection mechanisms
- Supports *PCI Express Base Specification,* Revision 2.0 CRC with link-level retry
- Supports both standard and rolling Intel QuickPath Interconnect CRC with link level retry
- Advanced Error Reporting capability for PCI Express link interfaces
- Native PCI Express Hot-Plug support
- Error injection capabilities
- Performance monitoring capabilities
- PCIe Live Error Recovery
- Intel QuickPath Interconnect hot-plug
- Support for quiescing and re-instantiation of Intel® QuickPath Interconnect links
- Machine Check Architecture (MCA) support
- OS-Assisted CPU migration



• Self Healing Intel QuickPath Interconnect links

### <span id="page-22-0"></span>**1.2.10 Power Management Support**

- PCI Express Link states (L0, L0s-tx only, L1, and L3)
- Intel QuickPath Interconnect Link states (L0)
- ESI states (L0, L0s-tx only, L1)
- Intel ME states (M0, M1, Mdisable, Moff)
- System states (S0, S1, S4, S5)

### <span id="page-22-1"></span>**1.2.11 Security**

• TPM1.2 and Intel VT-d for server security

### <span id="page-22-2"></span>**1.2.12 Other**

- Integrated IOxAPIC
- Extended IA-32 mode 32 bit APIC ID (Legacy IA-32 mode is 8 bits)

### <span id="page-22-3"></span>**1.3 Terminology**

[Table 1-2](#page-22-4) defines the acronyms, conventions, and terminology used throughout the specification.

### <span id="page-22-4"></span>**Table 1-2. Terminology (Sheet 1 of 3)**





### **Table 1-2. Terminology (Sheet 2 of 3)**





### **Table 1-2. Terminology (Sheet 3 of 3)**





## <span id="page-25-0"></span>**1.4 Related Documents**

The reader of this document should also be familiar with the components, material and concepts presented in the documents listed in [Table 1-3](#page-25-1).

### <span id="page-25-1"></span>**Table 1-3. Related Documents**



**§**



## <span id="page-26-4"></span><span id="page-26-0"></span>**2 Platform Topology**

## <span id="page-26-1"></span>**2.1 Introduction**

The I/O Hub component (IOH) provides a connection point between various I/O components and Intel QuickPath Interconnect based processors. The IOH supports the Intel Xeon processor 7500 series and Intel Itanium processor 9300 series.

The Intel QuickPath Interconnect ports are used for processor-to-processor and processor-to-IOH connections.

## <span id="page-26-2"></span>**2.2 IOH Supported Topologies**

The IOH-based platform supports a subset of the possible system topologies. The supported configurations are specifically listed in the following figures. Note that the figures do not represent the different variations of processor and IOH population in the system, rather the figures represent the physical layout and connections of the topologies. The following terminology is used to describe the following topologies.

### **Terminology**

**Legacy Bridge**: In the following figures, legacy bridge refers to the ICH component. The legacy bridge contains the legacy functions required for a industry standard operating system. The ICH is connected solely by the ESI port. The IOH has one ESI port capable of connecting to a legacy bridge. Legacy bridge connections are not explicitly illustrated in all figures. Readers should assume that only one IOH is connected to the active legacy bridge.

**Legacy IOH:** One IOH functions as a "Legacy IOH". The legacy IOH contains the central resources for the system and interfaces to the legacy bridge. The legacy IOH is the only IOH where the Intel Manageability Engine (Intel ME) will be enabled.

**Non-Legacy IOH**: In a non-partitioned system, the IOHs that are not the "Legacy IOH" are referred to as non-legacy IOHs. The ESI and Intel ME are not enabled and they are not connected to a legacy bridge (ICH).

### <span id="page-26-3"></span>**2.2.1 Platform Topologies**

This section illustrates platform topologies supported for the Intel Xeon processor 7500 series and Intel Itanium processor 9300 series.





<span id="page-27-0"></span>**Figure 2-1. 4-Socket 2-IOH MP Topology**



- *Note:* .<br>For multiprocessor topologies, the unused ESI port on the non-legacy IOH can be configured as a Gen1 PCIe x4 link.
- 2. For partially populated systems, the ICH10 must be connected to an IOH that is directly connected to a CPU.

[Figure 2-2](#page-27-1) demonstrates a 2-socket 2-IOH topology.

<span id="page-27-1"></span>**Figure 2-2. 2-Socket 2-IOH Topology**





[Figure 2-3](#page-28-0) illustrates an 8-socket glueless topology.

<span id="page-28-0"></span>





### **2.2.1.1 Partitioning**

[Figure 2-4](#page-29-1) is an example topology of a partitioned system. For details about partitioning, please refer to the [Chapter 11, "Partitioning"](#page-164-3).

<span id="page-29-1"></span>



*Note:* The dashed lines represent Intel<sup>®</sup> QuickPath Interconnect links which are quiesced as well as delineation between the two logical partitions.

## <span id="page-29-0"></span>**2.3 I/O Sub-System**

The IOH has multiple PCI Express ports. [Figure 2-3](#page-28-0) illustrates potential I/O subsystems using Intel and other common I/O ingredients. They are meant for reference only since it is platform dependent. This example shows a typical server topology. There are other topologies with different size switches (or none at all) depending on the performance/cost/connectivity requirements. Dual IOH topologies would enable roughly twice as many PCIe lanes, but add cost and have I/O bandwidth implications.





### <span id="page-30-0"></span>**Figure 2-5. Example Server Topology (For Reference Only)**

**§**







## <span id="page-32-0"></span>**3 Interfaces**

## <span id="page-32-1"></span>**3.1 Introduction**

This chapter describes the physical properties and protocols for each of the IOH's major interfaces.

## <span id="page-32-2"></span>**3.2 Intel® QuickPath Interconnect**

The Intel QuickPath Interconnect interface is a proprietary cache-coherent links-based interconnect.

The IOH supports the following Intel QuickPath Interconnect features:

- 64-byte cache lines
- CRC protection: 8-bit and 16-bit rolling CRC
- L0 power states
- Virtual Networks VN0 and VNA
- SMP (small-MP) profile support
- EMP (extended-MP) profile support (Intel Itanium processor 9300 series based platforms only)
- 5-bit NodeID (max) for Intel Xeon processor 7500 series; 6-bit NodeID (max) for Intel Itanium processor 9300 series
- 46-bit Physical Addressing (max) for Intel Xeon processor 7500 series based platforms; 51-bit Physical Addressing (max) for Intel Itanium processor 9300 series based platforms

*Note:* L0p power state is not supported

*Note:* Intel QuickPath Interconnect Port Bifurcation is not supported by the IOH.

### <span id="page-32-3"></span>**3.2.1 Physical Layer**

The Intel QuickPath Interconnect Physical layer implements a high-speed differential serial signaling technology. The IOH implements the following features associated with this technology:

- Differential signaling
- Forwarded clocking
- 4.8 GT/s, 5.86 GT/s or 6.4 GT/s data rate (up to 12.8 GB/s/direction peak bandwidth per port)
	- Intel Itanium processor 9300 series supports only 4.8 GT/s
- Slow boot speed of 66.66 MT/s
- L0, L0s, and L1 power states (Intel Itanium processor 9300 series does not support L0s or L1)
- Common reference clocking (same clock generator for both sender and receiver)
- Unidirectional data path in each direction supporting full duplex operation



- Intel<sup>®</sup> Interconnect Built-In Self Test (Intel<sup>®</sup> IBIST) for high-speed testability
- Polarity and Lane Reversal
- Clock Fail-safe Mode
- All required features for SMP and EMP profiles (for Intel Itanium processor 9300 series-based platforms only)

No support is provided for any runtime determinism in the IOH.

### <span id="page-33-1"></span>**3.2.1.1 Supported Frequencies**

The frequencies used on the Intel QuickPath Interconnect will be common for all ports. Support for normal operating mode of 4.8 GT/s, 5.86 GT/s or 6.4 GT/s is provided by the Physical layer. The Intel Itanium processor 9300 series based platform supports only 4.8 GT/s. Settings for the operational frequency is done through strapping pins.

The Intel QuickPath Interconnect links will come out of reset in slow mode (66.66 MT/ s) independent of the operational frequency. This is based purely on the reference clock (133 MHz) divided by four. Firmware will then program the Physical layer to the operational frequency, followed by a soft reset of the Physical layer, at which point the new frequency takes over.

#### <span id="page-33-0"></span>**Table 3-1. Intel QuickPath Interconnect Frequency Strapping Options**



### **3.2.1.2 Supported Widths**

The IOH supports two full-width Intel QuickPath Interconnect ports. Bifurcation of one full-width port into two half-width ports is not supported.

*Note:* The Intel Itanium processor 9300 series-based platform also supports connecting Intel® QuickPath Interconnect ports as quarter-width ports with unused lanes unconnected.

### **3.2.1.3 Physical Layer Initialization**

The Intel QuickPath Interconnect physical layer initialization establishes:

- Link wellness through test pattern exchange
- Negotiated width of the port for degraded mode
- Presence of an Intel QuickPath Interconnect component
- Frequency is determined via strapping pins. See [Section 3.2.1.1](#page-33-1) for details.

See [Section 3.2.1.5](#page-34-3) for references to configuration registers in the physical layer used in the initialization process.



### **3.2.1.4 Clocking**

The Intel QuickPath Interconnect uses a common (plesiochronous) clock between components to remove the need for "elastic buffers", such as those used in PCI Express for dealing with the clock frequency differential between sender and receiver. This decreases latency through the Physical layer.

A single clock signal, referred to as the "forwarded" clock, is sent in parallel with the data from every Intel QuickPath Interconnect sender. Forwarded clocking is a sideband differential clock sent from each agent. The forwarded clock is not used to directly capture the data as in classical parallel buses, but is used to cancel jitter, noise, and drift that can cause reduced margin at the receiver.

### <span id="page-34-3"></span>**3.2.1.5 Physical Layer Registers**

The IOH Intel QuickPath Interconnect register details can be found in [Chapter 21,](#page-276-3)  ["Configuration Register Space."](#page-276-3)

### <span id="page-34-0"></span>**3.2.2 Link Layer**

The IOH Link layer supports the following features:

- Virtual Networks VN0 and VNA (Adaptive)
- SNP, HOM, DRS, NDR, NCB, NCS
- 8-bit and 16-bit rolling CRC

### <span id="page-34-1"></span>**3.2.3 Routing Layer**

The Routing layer provides bypassing for each target Intel QuickPath Interconnect physical port to allow requests that target other Intel QuickPath Interconnect physical ports to bypass under normal traffic patterns.

### **3.2.3.1 Routing Table**

The IOH uses a routing table for selecting the Intel QuickPath Interconnect port to send a request to based on the target NodeID. After reset, the routing table is defaulted to disabled. In this mode, all responses are sent on the same port on which they were received. No requests can be sent from the IOH until the routing table is initialized.

### <span id="page-34-2"></span>**3.2.4 Protocol Layer**

The protocol layer is responsible for translating requests from the core into the Intel QuickPath Interconnect domain, and for maintaining Intel QuickPath Interconnect protocol semantics. The IOH is a fully-compatible Intel QuickPath Interconnect caching agent. It is also a fully-compliant I/O proxy agent for non-coherent I/O traffic. The IOH Protocol layer supports the following features:

- Intel QuickPath Interconnect caching agent
- Intel QuickPath Interconnect firmware agent, configuration agent, and I/O proxy agent
- Source Broadcast Snooping (Intel Xeon processor 7500 series based platforms only)
- Home Node Broadcast/Directory Snooping



- Router Broadcast Snooping (Intel Xeon processor 7500 series based platforms only)
- Source address decoder compatibility with Intel Xeon processor 7500 series and Intel Itanium processor 9300 series based platforms architectures
- Lock Arbiter

### **3.2.4.1 Supported Transactions**

This section gives an overview of all the Intel QuickPath Interconnect transactions that the IOH supports.

Transactions are broken up into four broad categories for the IOH. The direction indication, inbound and outbound, is based on system transaction flow toward main memory, not the Intel QuickPath Interconnect port direction. Inbound is defined as "transactions that IOH sends to the Intel QuickPath Interconnect", while outbound are "transactions that IOH receives from the Intel QuickPath Interconnect."

*Inbound Coherent* are transactions that require snooping of other caching agents.

*Inbound Non-Coherent* transactions do not snoop other agents.

*Outbound Snoops* are snoops from peer agents that need to check the IOH write cache.

*Outbound Non-coherent* transactions target the IOH as the home agent for I/O space. This also includes transactions to the lock arbiter within the IOH.

#### <span id="page-35-0"></span>**Table 3-2. Protocol Transactions Supported (Sheet 1 of 2)**




#### **Table 3-2. Protocol Transactions Supported (Sheet 2 of 2)**

*Notes:*

1. S-state transfers are only supported in Intel® QuickPath Interconnect for Large MP systems with no F-state support (Intel Itanium processor 9300 series based platforms only)

2. Forward Response only occurs after an AckConflt was sent 3. IOH takes no action and responds with Cmp

- 4. IOH takes no action and responds with CmpD
- 5. Intel Xeon processor 7500 series based platforms only
- 6. Intel Itanium processor 9300 series based platforms only

#### **3.2.4.2 Snooping Modes**

The IOH supports peer agents that are involved in coherency. The IOH contains a 32-bit or 64-bit (EMP profiles) vector to indicate peer caching agents that will specify up to 31 or 63 (EMP profiles) peer caching agents that are involved in coherency. When the IOH sends an inbound coherent request, snoops will be sent to all agents in this vector, masking the home agent. Masking of the agent is required normal behavior in the Intel QuickPath Interconnect, but a mode to disable masking is also provided in the IOH.

#### **3.2.4.3 Broadcast Support**

The IOH supports broadcast to any 5-bit NodeID (SMP profile) or 6-bit NodeID (EMP profile).

#### **3.2.4.4 Lock Arbiter**

The Lock Arbiter is a central Intel QuickPath Interconnect system resource used for coordinating lock and quiescence flows on the Intel QuickPath Interconnect. There is a single lock arbiter in the IOH which can accommodate a maximum of eight simultaneous issuers with 31 peer NodeID targets for Intel Xeon processor 7500 series and 63 peer NodeID targets for Intel Itanium processor 9300 series-based platforms. For PHold support, the lock arbiter must be assigned to the IOH that has the legacy ICH connected. IOH will not support sending PHold on the Intel QuickPath Interconnect.

The Lock Arbiter uses two different participant lists for issuing the StopReq\*/StartReq\* broadcasts: one for Lock, and another for quiescence.



# **3.3 PCI Express\* Interface**

PCI Express offers a high bandwidth-to-pin interface for general-purpose adapters that interface with a wide variety of I/O devices. The *PCI Express Base Specification,*  Revision 2.0 provides the details of the PCI Express protocol.

# **3.3.1 Gen1/Gen2 Support**

The IOH supports both the PCI Express First Generation (Gen1) and the PCI Express Second Generation (Gen2) specifications. The Gen2 ports can be configured to run at Gen1 speeds; however, Gen1 ports cannot be configured to run at Gen2 speeds.

All PCI Express ports are capable of operating at both Gen1 and Gen2 speeds.

# **3.3.2 PCI Express\* Link Characteristics - Link Training, Bifurcation, and Lane Reversal Support**

#### **3.3.2.1 Port Bifurcation**

The IOH supports port bifurcation using PEWIDTH[5:0] hardware straps. [Table 19-12,](#page-266-0)  ["PEWIDTH\[5:0\] Strapping Options"](#page-266-0) illustrates the strapping options for IO Unit (IOU) 0 to 2. The IOH supports the following configuration modes:

- The width of all links are exactly specified by the straps
- The width of all links are programmed by the BIOS using the PCIE\_PRTx\_BIF\_CTRL register (wait on BIOS mode)

#### **3.3.2.2 Link Training**

The IOH PCI Express devices support the following link widths: x16, x8, x4, x2, x1, up to the maximum allowed for the device based on the bifurcation settings. Each device will first attempt to train at the highest possible width configured. If there is a failure to train at the maximum width, the IOH will attempt to link at progressively smaller widths until training is successful.

For full-width link configurations, lane reversal is supported. Most degraded link widths also support lane reversal, see [Table 3-3, "Supported Degraded Modes".](#page-39-0)





**Figure 3-1. PCI Express\* Interface Partitioning**

#### **3.3.3 Degraded Mode**

Degraded mode is supported for x16, x8, x4 and x2 link widths. The IOH supports degraded mode operation at half the original width and quarter of the original width or at x1. This mode allows one half or one quarter of the link to be mapped out if one or more lanes should fail during normal operation. This allows for continued system operation in the event of a lane failure. Without support for degraded mode, a failure on a critical lane such as lane 0 could bring the entire link down in a fatal manner. This can be avoided with support for degraded mode operation. For example, if lane 0 fails on a x8 link, then the lower half of the link will be disabled and the traffic will continue at half the performance on lanes 4-7. Similarly, a x4 link would degrade to a x2 link. This remapping will occur in the physical layer, and the link and transaction layers are unaware of the link width change. The degraded mode widths are automatically attempted every time the PCI Express link is trained. The events that trigger PCI Express link training are documented in the *PCI Express Base Specification,*  Revision 2.0.



IOH-supported degraded modes are shown below. [Table 3-3](#page-39-0) should be read such that the various modes indicated in the different rows would be tried by IOH, but not necessarily in the order shown in the table. IOH would try a higher width degraded mode before trying any lower width degraded modes. IOH reports entry into or exit from degraded mode to software (see [Chapter 21](#page-276-0) and also records which lane failed. Software can then report the unexpected or erroneous hardware behavior to the system operator for attention, by generating a system interrupt per [Chapter 16, "IOH](#page-230-0)  [Error Handling Summary."](#page-230-0)



#### <span id="page-39-0"></span>**Table 3-3. Supported Degraded Modes**

*Note:*

This is the native width the link is running at when degraded mode operation kicks-in.

# **3.3.4 Lane Reversal**

The IOH supports lane reversal on all PCI Express ports, regardless of the link width  $(x16, x8, x4,$  and  $x2)$ . The IOH allows a  $x4$  or  $x8$  card to be plugged into a  $x8$  slot that is lane-reversed on the motherboard, and operate at the maximum link width of the card; similarly for a x4 card plugged into a lane-reversed x4 slot, and a x2 card plugged into a lane-reversed x2 slot. Note that for the purpose of this discussion, a "xN slot" refers to a CEM/SIOM slot that is capable of any width higher than or equal to xN but is electrically wired on the board for only a xN width. A x2 card can be plugged into a x8, or x4 slot and work as x2 only if lane-reversal is *not* done on the motherboard; otherwise, it would operate in x1 mode.

# **3.3.5 Form-Factor Support**

The IOH supports Cardedge and Server I/O Module (SIOM) form-factors. Form-factor specific differences that exist for hot-plug and power management are captured in their individual sections. SIOM does not support double-wide x16 modules and supports only single-wide x8 modules.

# **3.3.6 IOH Performance Policies**

Unless otherwise noted, the performance policies noted in this section apply to a standard PCI Express port on the IOH.

#### **3.3.6.1 Max\_Payload\_Size**

The IOH supports a Max\_Payload\_Size of 256 Bytes on PCI Express ports and 128 Bytes on ESI.

**Interfaces**



#### **3.3.6.2 Isochronous Support and Virtual Channels**

The IOH does not support isochrony.

#### **3.3.6.3 Write Combining**

The IOH does not support outbound write combining or write combining on peer-topeer transactions. Inbound memory writes to system memory could be combined in the IOH write cache.

#### **3.3.6.4 Relaxed Ordering**

The IOH does not support relaxed ordering optimizations in the outbound direction.

#### **3.3.6.5 Non-Coherent Transaction Support**

#### **3.3.6.5.1 Inbound**

Non-coherent transactions are identified by the NoSnoop attribute in the PCI Express request header being set. For writes the NoSnoop attribute is used in conjunction with the Relaxed Ordering attribute to reduce snoops on the Intel QuickPath Interconnect interface. For inbound reads with the NoSnoop attribute set, the IOH does not perform snoops on the Intel QuickPath Interconnect. This optimization for reads and writes can be individually disabled.

#### **3.3.6.5.2 Outbound**

IOH always clears the NoSnoop attribute bit in the PCI Express header for transactions that it forwards from the processor. For peer-to-peer transactions from other PCI Express ports and ESI, the NoSnoop attribute is passed as-is from the originating port.

#### **3.3.6.6 Completion Policy**

The *PCI Express Base Specification,* Revision 2.0 requires that completions for a specific request must occur in linearly-increasing address order. However, completions for different requests are allowed to complete in any order.

Adhering to this rule, the IOH sends completions on the PCI Express interface in the order received from the Intel QuickPath Interconnect interface and never artificially delays completions received from the Intel QuickPath Interconnect to PCI Express. The IOH always attempts to send completions within a stream in address-order on PCI Express, however, it will *not* artificially hold back completions that can be sent on PCI Express to achieve this in-orderness.

#### **3.3.6.6.1 Read Completion Combining**

The *PCI Express Base Specification,* Revision 2.0 allows that a single request can be satisfied with multiple "sub-completions" as long as they return in linearly-increasing address order. The IOH must split requests into cache line quantities before issue on the Intel QuickPath Interconnect, and, therefore will often complete a large request in cache line-sized sub-completions.

As a performance optimization, the IOH implements an opportunistic read completion combining algorithm for all reads towards main memory. When the downstream PCI Express interface is busy with another transaction, and multiple cache lines have returned before completion on PCI Express is possible, the PCI Express interface will combine the cache line sub-completions into larger quantities up to MAX\_PAYLOAD.



#### **3.3.6.7 PCI Express\* Port Arbitration**

The IOH provides a weighted round robin scheme for arbitration between the PCI Express ports for both main memory and peer-to-peer accesses, combined. Each PCI Express/ESI port is assigned a weight based on its width and speed.

#### **3.3.6.8 Read Prefetching Policies**

The IOH does not perform read prefetching for downstream PCI Express components. The PCI Express component is solely responsible for its own prefetch algorithms as it is best suited to make appropriate trade-offs.

The IOH also does not perform outbound read prefetching.

#### **3.3.6.9 Direct Cache Access**

IOH supports Direct Cache Access (DCA) from PCI Express via the standard memory write transaction. The RequesterID in an incoming memory write packet towards coherent DRAM space (note that NoSnoop bit being set in a PCI Express write packet does not necessarily mean that the write is towards non-coherent DRAM space) is compared against the list of Requesters that are DCA-capable. If there is a match and if DCA is enabled for the PCI Express ports, the tag field provides the destination NodeID information for DCA. DCA writes that are received towards non-coherent address regions (for example, peer-to-peer region, Intel QuickPath Interconnect non-coherent address space) are treated as errors. Also, the RequesterID authentication for DCA can be overridden using bit 40 in the PERFCTRL register.

There are eight requesterID that are valid DCA targets. When VT2 is enabled, it is up to the software to guarantee a valid NodeID for DCA. IOH will not do anything special to handle DCA in VT2 mode.

*Note:* DCA is only supported on IA-32 architecture processors.

# **3.3.7 Address Translation Caching (ATC)**

IOH allows caching of DMA translations in PCI Express Endpoints. The purpose of having an Address Translation Cache (ATC) in an Endpoint is to minimize time-critical latencies and to provide a way of mitigating the impact on the RC of a Device that does high-bandwidth, widely-scattered DMA. The IOH will support the following ATC requirements:

- Send a translation in response to a translation request from an endpoint
- Issue translation invalidations to endpoint caches
- Identify whether the endpoint has completed an invalidation

# <span id="page-41-0"></span>**3.3.8 PCI Express\* RAS**

The IOH supports the PCI Express Advanced Error Reporting (AER) capability. Refer to *PCI Express Base Specification,* Revision 2.0 for details.

Additionally, the IOH supports:

- PCI Express data poisoning mechanism. This feature can be optionally turned off, in which case the IOH will drop the packet and all subsequent packets.
- The PCI Express completion time-out mechanism for non-posted requests to PCI Express.



- The new role-based error reporting mechanism. Refer to Chapter 5, "PCI Express\* [and ESI Interfaces"](#page-86-0) for details.
- *Note:* The IOH does not support the ECRC mechanism, that is, the IOH will not generate ECRC on transmitted packets and will ignore/drop ECRC on received packets.

Refer to [Chapter 16, "Reliability, Availability, Serviceability \(RAS\)"](#page-204-0) for details on PCI Express hot-plug.

### **3.3.9 Power Management**

The IOH does not support the beacon wake method on PCI Express. IOH supports Active State Power Management (ASPM) transitions into L0s and L1 state. Additionally, the IOH supports the D0 and D3hot power management states, per PCI Express port, and also supports a wake event from these states on a PCI Express hot-plug event. In D3hot, the IOH master aborts all configuration transactions targeting the PCI Express link. Refer to [Chapter 10, "Power Management,"](#page-156-0) for details of PCI Express power management support.

# **3.4 Enterprise South Bridge Interface (ESI)**

The Enterprise South Bridge Interface (ESI) is the chip-to-chip connection between the IOH and ICH10. This high-speed interface integrates advanced priority-based servicing allowing for concurrent traffic capabilities. Base functionality is completely software transparent permitting current and legacy software to operate normally.

The IOH ESI interface supports features that are listed below in addition to the PCI Express specific messages:

- A chip-to-chip connection interface to ICH10
- 2 GB/s point-to-point bandwidth (1 GB/s each direction)
- 100 MHz reference clock
- 62-bit downstream addressing
- APIC and MSI interrupt messaging support. Will send Intel-defined "End of Interrupt" broadcast message when initiated by the processor
- Message Signaled Interrupt (MSI) messages
- SMI, SCI, and SERR error indication
- Legacy support for ISA regime protocol (PHOLD/PHOLDA) required for parallel port

# **3.4.1 Interface Speed and Bandwidth**

Raw bit-rate on the data pins of 2.5 Gb/s, resulting in a real bandwidth per pair of 250 MB/s. In addition, the maximum theoretical realized bandwidth on the interface is 1 GB/s each direction simultaneously, for an aggregate of 2 GB/s when operating as x4 link.

# **3.4.2 Supported Widths**

The ESI port supports x4 link width; the link width is auto-negotiated at power-on. Port bifurcation is NOT supported on ESI; the ESI port is always negotiated as a single port.



# **3.4.3 Performance Policies on ESI**

#### **3.4.3.1 Completion Policy**

Ordering rules for the ESI port is identical to that of the PCI Express interfaces described in [Chapter 6, "Ordering."](#page-108-0) However, for the case when the ICH10 sends multiple read requests with the same transaction ID, then the read completions must be returned in order. As a consequence, Read completions can be returned out of order only if they have different transaction ID's. But, as a simplification, IOH will always return all completions in original request order on ESI. This includes both peer-to-peer and memory read requests.

#### **3.4.3.2 Prefetching Policy**

ESI does not perform any speculative read prefetching for inbound or outbound reads.

# **3.4.4 Error Handling**

The same RAS features that exist on a PCI Express port also exist on the ESI port. Refer to [Section 3.3.8](#page-41-0) for details.

#### **3.4.4.1 PHOLD Support**

The IOH supports the PHOLD protocol. This protocol is used for legacy ISA devices which do not allow the possibility for being both a master and a slave device simultaneously. Example devices that use the PHOLD protocol are legacy floppy drives, and LPC bus masters.

# **3.5 Reduced Media Independent Interface (RMII)**

The Reduced Media Independent Interface (RMII) is a standard, low pin count, low power interface.

RMII supports connection to another management entity or LAN entity. The interface is designed as a MAC type interface, not a PHY type interface.

# **3.6 Control Link (CLink) Interface**

The control link interface is a low pin count, low power interface. This interface is used to connect the Management Engine in IOH to the ICH10. The usage model for this interface requires lower power as it remains powered during even the lower power states. Since Platform Environmental Control Interface (PECI) signals are routed through the ICH10, these signals can also pass to the management engine over the control link interface. Firmware and data stored in the SPI Flash memory connected to the ICH10 are also read over the Control Link interface.

# **3.7 System Management Bus (SMBus)**

The IOH includes an *SMBus Specification*, Revision 2.0 compliant slave port. This SMBus slave port provides server management (SM) visibility into all configuration registers in the IOH. Like JTAG accesses, the IOH's SMBus interface is capable of both accessing IOH registers and generating inband downstream configuration cycles to other components.



SMBus operations may be split into two upper level protocols: writing information to configuration registers and reading configuration registers. This section describes the required protocol for an SMBus master to access the IOH's internal configuration registers. Refer to the *SMBus Specification*, Revision 2.0 for the specific bus protocol, timings, and waveforms.

# **3.7.1 SMBus Physical Layer**

The IOH SMBus operates at 3.3 V and complies with the SMBus SCL frequency of 100 kHz.

# **3.7.2 SMBus Supported Transactions**

The IOH supports six SMBus commands:

- Block Write
- Block Read
- Word Write
- Word Read
- Byte Write
- Byte Read

To support longer PCIe timeouts the SMBus master is required to poll the busy bit to know when the data in the stack contains the desired data. This applies to both reads and writes. The protocol diagrams ([Table 3-7](#page-46-0) through [Figure 3-12](#page-53-0)) only shows the polling in read transactions. This is due to the length of PCIe timeouts which may be upto several seconds. The SMBus slave can then hold the bus until completion to be returned from the PCIe.

Each SMBus transaction has an 8-bit command the master sends as part of the packet to instruct the IOH on handling data transfers. The format for this command is illustrated in [Table 3-4](#page-44-0).

<span id="page-44-0"></span>**Table 3-4. SMBus Command Encoding**

	6			3:2	1:0
Begin	End	MemTrans	PEC en	<b>Internal Command:</b> 00 - Read DWord 01 - Write Byte 10 - Write Word 11 - Write DWord	<b>SMBus Command:</b> 00 - Byte 01 - Word 10 - Block 11 - Reserved, Block command is selected.

- The *Begin* bit indicates the first transaction of the read or write sequence. The examples below illustrate when this bit should be set.
- The *End* bit indicates the last transaction of the read or write sequence. The examples below best describe when this bit should be set.
- The *MemTrans* bit indicates the configuration request is a memory mapped addressed register or a PCI addressed register (bus, device, function, offset). A logic 0 will address a PCI configuration register. A logic 1 will address a memory mapped register. When this bit is set it will enable the designation memory address type.



- The *PEC\_en* bit enables the 8-bit packet error checking (PEC) generation and checking logic. For the examples below, if PEC was disabled, no PEC would be generated or checked by the slave.
- The *Internal Command* field specifies the internal command to be issued by the SMBus slave. The IOH supports dword reads and byte, word, and dword writes to configuration space.
- The *SMBus Command* field specifies the SMBus command to be issued on the bus. This field is used as an indication of the transfer length so the slave knows when to expect the PEC packet (if enabled).

The SMBus interface uses an internal register stack that is filled by the SMBus master before a request to the config master block is made. Shown in [Table 3-5](#page-45-0) is a list of the bytes in the stack and their descriptions.



#### <span id="page-45-0"></span>**Table 3-5. Internal SMBus Protocol Stack**

# **3.7.3 Addressing**

The slave address each component claims is dependent on the NODEID and SMBUSID pin straps (sampled on the assertion of PWRGOOD). The IOH claims SMBus accesses to address 11X0\_XXX. The Xs represent strap pins on the IOH. Refer to [Table 3-6](#page-45-1) for the mapping of strap pins to the bit positions of the slave address.

*Note:* The slave address is dependent on strap pins only and cannot be reprogrammed. It is possible for software to change the default NodeID by programming the QPIPC register but this will **not** affect the SMBus slave address.

#### <span id="page-45-1"></span>**Table 3-6. SMBus Slave Address Format (Sheet 1 of 2)**





#### **Table 3-6. SMBus Slave Address Format (Sheet 2 of 2)**



If the Mem/Cfg bit is cleared, the address field represents the standard PCI register addressing nomenclature, namely: bus, device, function and offset.

If the Mem/Cfg bit is set, the address field has a new meaning. Bits [23:0] hold a linear memory address and bits[31:24] is a byte to indicate which memory region it is. [Table 3-7](#page-46-0) describes the selections available. A logic one in a bit position enables that memory region to be accessed. If the destination memory byte is zero, no action is taken (no request is sent to the configuration master).

If a memory region address field is set to a reserved space the IOH slave will perform the following:

- The transaction is not executed.
- The slave releases the SCL signal.
- The master abort error status is set.

#### <span id="page-46-0"></span>**Table 3-7. Memory Region Address Field**



# **3.7.4 SMBus Initiated Southbound Configuration Cycles**

The platform SMBus master agent that is connected to an IOH slave SMBus agent can request a configuration transaction to a downstream PCI Express device. If the address decoder determines that the request is not intended for this IOH (that is, not the IOH's bus number), it sends the request to port with the bus address. All requests outside of this range are sent to the legacy ESI port for a master abort condition.



# **3.7.5 SMBus Error Handling**

SMBus Error Handling features:

- Errors are reported in the status byte field.
- Errors in [Table 3-8](#page-47-0) are also collected in the FERR and NERR registers.

The SMBus slave interface handles two types of errors: internal and PEC. For example, internal errors can occur when the IOH issues a configuration read on the PCI Express port and that read terminates in error. These errors manifest as a Not-Acknowledge (NACK) for the read command (*End* bit is set). If an internal error occurs during a configuration write, the final write command receives a NACK just before the stop bit. If the master receives a NACK, the entire configuration transaction should be reattempted.

If the master supports packet error checking (PEC) and the PEC\_en bit in the command is set, then the PEC byte is checked in the slave interface. If the check indicates a failure, then the slave will NACK the PEC packet.

Each error bit is routed to the FERR and NERR registers for error reporting. The status field encoding is defined in the [Table 3-8.](#page-47-0) This field reports if an error occurred. If bits[2:0] are 000b then the transaction was successful only to the extent that the IOH is aware. In other words, a successful indication here does not necessarily mean that the transaction was completed correctly for all components in the system.

The busy bit is set whenever a transaction is accepted by the slave. This is true for reads and writes but the affects may not be observable for writes. This means that since the writes are posted and the communication link is so slow the master should never see a busy condition. A time-out is associated with the transaction in progress. When the time-out expires a time-out error status is asserted.



#### <span id="page-47-0"></span>**Table 3-8. Status Field Encoding for SMBus Reads**

# **3.7.6 SMBus Interface Reset**

The slave interface state machine can be reset by the master in two ways:

- The master holds SCL low for 25 ms cumulative. Cumulative in this case means that all the "low time" for SCL is counted between the Start and Stop bit. If this totals 25 ms before reaching the Stop bit, the interface is reset.
- The master holds SCL continuously high for 50 µs.

*Note:* Since the configuration registers are affected by the reset pin, SMBus masters will not be able to access the internal registers while the system is reset.



# **3.7.7 Configuration and Memory Read Protocol**

Configuration and memory reads are accomplished through an SMBus write(s) and later followed by an SMBus read. The write sequence is used to initialize the Bus Number, Device, Function, and Register Number for the configuration access. The writing of this information can be accomplished through any combination of the supported SMBus write commands (Block, Word or Byte). The *Internal Command* field for each write should specify Read DWord.

After all the information is set up, the last write (*End* bit is set) initiates an internal configuration read. The slave will assert a busy bit in the status register and release the link with an acknowledge (ACK). The master SMBus will perform the transaction sequence for reading the data, however, the master must observe the status bit [7] (busy) to determine if the data is valid. Because the PCIe time-outs may be long the master may have to poll the busy bit to determine when the previous read transaction has completed.

If an error occurs then the status byte will report the results. This status field indicates abnormal termination and contains status information such as target abort, master abort, and time-outs.

Examples of configuration reads are illustrated below. All of these examples have Packet Error Code (PEC) enabled. If the master does not support PEC, then bit 4 of the command would be cleared and no PEC byte exists in the communication streams. For the definition of the diagram conventions below, refer to the *SMBus Specification*, Revision 2.0. For SMBus read transactions, the last byte of data (or the PEC byte if enabled) is NACKed by the master to indicate the end of the transaction.

# **3.7.7.1 SMBus Configuration and Memory Block-Size Reads**



#### **Figure 3-2. SMBus Block-Size Configuration Register Read**



#### **Figure 3-3. SMBus Block-Size Memory Register Read**



#### **3.7.7.2 SMBus Configuration and Memory Word-Sized Reads**



#### **Figure 3-4. SMBus Word-Size Configuration Register Read**

















#### **Figure 3-7. SMBus Byte-Size Memory Register Read**

#### **3.7.7.4 Configuration and Memory Write Protocol**

Configuration and memory writes are accomplished through a series of SMBus writes. As with configuration reads, a write sequence is first used to initialize the Bus Number, Device, Function, and Register Number for the configuration access. The writing of this information can be accomplished through any combination of the supported SMBus write commands (Block, Word or Byte).

*Note:* On SMBus, there is no concept of byte enables. Therefore, the Register Number written to the slave is assumed to be aligned to the length of the Internal Command. In other words, for a Write Byte internal command, the Register Number specifies the byte address. For a Write DWord internal command, the two least-significant bits of the Register Number or Address Offset are ignored. This is different from PCI where the byte enables are used to indicate the byte of interest.

> After all the information is set up, the SMBus master initiates one or more writes which sets up the data to be written. The final write (*End* bit is set) initiates an internal configuration write. The slave interface could potentially clock stretch the last data write until the write completes without error. If an error occurs, the SMBus interface NACKs the last write operation just before the stop bit.

> Examples of configuration writes are illustrated below. For the definition of the diagram conventions below, refer to the *SMBus Specification*, Revision 2.0.



# **3.7.7.5 SMBus Configuration and Memory Block Writes**



#### **Figure 3-8. SMBus Block-Size Configuration Register Write**

### **Figure 3-9. SMBus Block-Size Memory Register Write**



# **3.7.7.6 SMBus Configuration and Memory Word Writes**

#### **Figure 3-10. SMBus Word-Size Configuration Register Write**



#### **Figure 3-11. SMBus Word-Size Memory Register Write**





# **3.7.7.7 SMBus Configuration and Memory Byte Writes**



#### <span id="page-53-0"></span>**Figure 3-12. SMBus Configuration Byte Write, PEC Enabled**

#### **Figure 3-13. SMBus Memory Byte Write, PEC Enabled**



# **3.8 JTAG Test Access Port Interface**

The IOH supports the 1149.1 (JTAG) Test Access Port (TAP) for test and debug. The TAP interface is a serial interface comprising five signals: TDI, TDO, TMS, TCK, and TRST\_N. The JTAG interface frequency limit is 1/16 of the core frequency.

# **3.8.1 JTAG Configuration Register Access**

The IOH provides a JTAG configuration access mechanism that allows a user to access any register in the IOH and south bridge components connected to the IOH. When the specified instruction is shifted into the IOH TAP, a configuration data chain is connected between TDI and TDO. A JTAG master controller (run control tool) will shift in the



appropriate request (read request or write with data). A serial to parallel converter makes a request to the configuration master in the IOH. When the request has been serviced (a read returns data, writes are posted) the request is completed. Data resides in the JTAG buffer waiting for another JTAG shift operation to extract the data.

A general configuration chain is connected to the configuration master in the IOH that is arbitrated for access in the outbound data path address decoder. Based on the results of the decode the transaction is sent to the appropriate PCI Express port. Upon receiving a completion to the transaction the original request is retired and the busy bit is cleared. Polling can be conducted on the JTAG chain to observe the busy bit, once it is cleared the data is available for reading.

The busy bit is set whenever a transaction is accepted by the slave. This is true for reads and writes but the affects may not be observable for writes. This means that since the writes are posted and the communication link is so slow the master should never see a busy condition. A time-out is associated with the transaction in progress. When the time-out expires a time-out error status is asserted.

The region field for a memory addressed CSR access is the same as the destination memory for the SMBus described earlier. [Table 3-9](#page-54-0) shows which regions are available to JTAG for reading or writing.

If a memory region address field is set to a reserved space the JTAG port will perform the following:

- The transaction is not executed
- The master abort error status is set

#### <span id="page-54-0"></span>**Table 3-9. Memory Region Address Field**



#### **Table 3-10. JTAG Configuration Register Access (Sheet 1 of 2)**





#### **Table 3-10. JTAG Configuration Register Access (Sheet 2 of 2)**



# **3.8.2 JTAG Initiated Southbound Configuration Cycles**

The IOH allows register access to I/O components connected to the IOH PCI Express ports.



# **3.8.3 Error Conditions**

If the configuration was targeted towards a southbound PCI Express component and the transaction returned an error the error bit is set.

**§**







# **4 Intel® QuickPath Interconnect**

# **4.1 Introduction**

Intel QuickPath Interconnect is the cache-coherent interconnect between processors and the IOH. Intel QuickPath Interconnect is a proprietary interconnect specification for links-based processor and chipset components. The IOH uses a single Intel QuickPath Interconnect NodeID.

The IOH implements the Physical, Link, Routing, and Protocol layers of the Intel QuickPath Interconnect interface; however, the IOH implements only a subset of the Routing layer functionality.

# **4.2 Physical Layer**

[Figure 4-1](#page-58-0) illustrates the scope of the physical layer on an Intel QuickPath Interconnect packet. The grayed out segment (phits) and CRC is not decoded by the Physical layer. One phit is transmitted per data clock and consists of 10 bits in half-width mode and 20 bits in full-width mode. The physical layer combines the phits into flits and passes flits to the link layer. Each flit consists of 80 bits. There are 80 bits for each flit, regardless of the port width.

#### <span id="page-58-0"></span>**Figure 4-1. Intel® QuickPath Interconnect Packet Visibility By The Physical Layer (Phit)**





*Note:* IOH performance requirements given in this chapter are based on a link speed of 6.4 GT/s.



# **4.2.1 Supported Frequencies**

The frequencies used on the Intel QuickPath Interconnect will be common for all ports. Support for the normal operating mode of 6.4, 5.86, or 4.8 GT/s data rate is provided by the physical layer.

# **4.2.2 Supported Widths**

The IOH supports two full-width Intel QuickPath Interconnect ports. Each of these ports may also be connected as half-width ports with unused lanes unconnected. This allows the natural Self-Healing process to detect the active lanes. Bifurcation of one full-width ports into two half-width ports is not supported.

The IOH supports Intel® QuickPath Interconnect Dynamic Link Width Reduction which enables a degraded mode of link operation. This mode reduces a full-width port to halfwidth operation when transmission errors are detected. This occurs automatically in the Physical layer when reset occurs. The Physical layer runs a self test to look for bad bits. If any errors are discovered, Dynamic Link Width Reduction is invoked. The IOH allows manual selection of this mode of operation through Intel<sup>®</sup> QuickPath Interconnect configuration register settings.

The IOH supports combining quadrants 0 and 1, or, 2 and 3, to create a half-width port. A processor may support any quadrant combining when reducing to half-width. The agents on the Intel® QuickPath Interconnect bus negotiate in order to determine which quadrants are combined.

In the event of a failed clock, data bits 9 or 10, in priority order, will be used to send the clock. In this mode, the data bits in the corresponding quadrant are disabled. Bit 9 corresponds to quadrant 2, and bit 10 corresponds to quadrant 3. These bit positions apply to a full-width Intel<sup>®</sup> QuickPath Interconnect port. For a half-width Intel<sup>®</sup> QuickPath Interconnect port, the same physical pins on the IOH are used for clock failover. This implies that the half-width port will use data bit 9 for failover, and the other half-width port will use its bit 0. These pins require connection to the clock failover pins on the processor.

# **4.2.3 Initialization / Re-initialization**

Initialization of the Physical layer can be invoked by any of the following:

- Component Reset (any type). Initialization type is always Default.
- Inband signaling (clock is no longer received). Initialization is always soft.
- Intel QuickPath Interconnect register QPIPHCTR.physical layer reset. Initialization type set by QPIPHCTR.Reset Modifier to soft or default.

Initialization will be stalled on a "Default" initialization if QPIPHCTR.PhyInitBegin is not set.

# **4.3 Link Layer**

The Link layer provides independent flow control for each message class going to and from the Routing layer. VNA/VN0 differentiation is at the Link layer of the IOH. Support is provided for the SMP and EMP (including extended header) packet formats. EMP formats are only supported by Intel Itanium processor 9300 series. See [Chapter 3](#page-32-0) for supported Link Layer features.

[Figure 4-2](#page-60-0) shows the flit formats supported.



#### Phit (5b) **One Flit (full width mode): One flit (half width mode):** Phit (9b) Phit (4b) **One flit (quarter width mode):** Phit (18b) Phit (18b) Phit (18b) Phit (18b) **CRC** CRC **CRC CRC** Phit =  $18b + 2b$  CRC Phit =  $9b + 1b$  CRC CRC

#### <span id="page-60-0"></span>**Figure 4-2. Intel® QuickPath Interconnect Packet Visibility By Link Layer (Flit)**

*Note:* Quarter width mode is only supported for the Intel Itanium processor 9300 series based platform.

# **4.3.1 Link Layer Initialization**

During initialization, parameters are exchanged by hardware. These parameters are stored by the IOH and the information is used to setup link operation. Parameters can be accessed through the configuration registers outlined in [Chapter 21.](#page-276-0) Refer to [Table 4-1](#page-60-1) for details on these parameter values.

#### <span id="page-60-1"></span>**Table 4-1. Link Layer Parameter Values (Sheet 1 of 2)**







#### **Table 4-1. Link Layer Parameter Values (Sheet 2 of 2)**

*Notes:*

1. Not supported on Intel Itanium processor 9300 series

After Parameter exchange is completed, credits are exchanged via normal flow.

# **4.3.2 Initialization**

Three conditions can start the initialization of the Link layer:

- Component reset (any type)
- A CSR configuration write to the re-init bit assigned to each Link layer defined in the Link Control register (QPILCL)
- Receipt of the parameter "ready-for-init" from the Intel QuickPath Interconnect interface

### **4.3.3 Packet Framing**

Framing is accomplished through the "Opcode" and "Message Class" encoding in the first flit of every packet. The IOH supports both the Standard Intel QuickPath Interconnect header formats, configurable via the Intel QuickPath Interconnect Protocol Control register, "QPIPCTRL".

# **4.3.4 Sending Credit Counter**

The Link Layer supports a number of counters for sending requests and responses. The counters are separated based on VNA and VN0. VN0 has additional separation of counters for each Message Class. The counter for VNA is based on flits, whereas the VN0 counters are based on packets.

VNA will support an 8-bit counter with 0-255 flit credits, across all Message Classes.



VN0 credits, in many systems, are simply available for deadlock prevention, so a minimum of 1 credit will be given. In other receivers, VN0 may be the primary, or only, means of communication, so the IOH will support larger than the minimum size.

VN0 Home, NDR, DRS, NCS, and NCB all support a 4-bit counter, for 0-15 packet credits in each message class.

VN0 Snp message class supports a 6-bit counter for 0-63 packets. The larger counter is due to the need to support higher packet rate on this message class in source broadcast snooping protocol where each request can result in multiple snoops.

# **4.3.5 Retry Queue Depth**

The retry queue depth is 128 flits deep to support round trip latency for a full width port from allocating the retry buffer to de-allocation. This allows for a round trip worst case delay of 512 UI (80 ns at 6.4 GT/s) round trip from retry buffer allocation to the Ack causing the retry buffer to be de-allocated.

# **4.3.6 Receiving Queue**

The IOH has a receive queue that is 128 flits deep. This queue dynamically receives both VNA and VN0 packets. The number of credits that are sent on initialization to the other side of the link is determined by configuration registers. These registers must be programmed such that the total number of flits represented cannot exceed 128, otherwise overflow of the receive queue can occur. See [Table 4-3](#page-63-0) for details on Flits per Credit. For VN0, the flits per credit is always the size of the biggest packet.

#### **Table 4-2. Credit Values Programming Example**



At least one VN0 credit must be given for each message class that the IOH receives. VNA should normally be set to the maximum value of the remaining flits. With Standard Headers and VN0 set to one credit per Message Class (MC) this leaves 100 flit credits for VNA.

# **4.3.7 Link Error Protection**

Error detection is done in the link layer using CRC. Two modes of CRC are supported: 16-bit rolling and 8-bit. The mode is determined as part of Link Level configuration. The 8-bit mode provides CRC protection per flit. The 16-bit rolling CRC protection transmits 8-bits of CRC in each flit which protects the current flit and previous flit. This requires the receiver to wait for one additional flit to determine if the current flit is good. This gives protection similar to that of a true 16-bit CRC.



#### **4.3.7.1 Link Level Retry**

Link level retry is supported using a circular FIFO retry queue, where every info or idle flit being sent is put into the queue. It is only removed from the queue when an acknowledgment is returned from the receiver. The acknowledgment indicates that the target Link layer received an info or idle flit error-free. If the target receives a flit with a CRC error, it returns a link level retry indication.

# **4.3.8 Message Class**

The link layer defines eight Message Classes. The IOH supports five of those channels for receiving and six for sending. There is a restriction regarding home channel receive support as noted in the table. [Table 4-3](#page-63-0) shows the message class details.

Arbitration for sending requests between message classes uses a simple round robin between classes with available credits.

#### <span id="page-63-0"></span>**Table 4-3. Supported Intel QuickPath Interconnect Message Classes**



*Notes:*

1. Only supported in Route-Through modes

# **4.3.9 Link Level Credit Return Policy**

The credit return policy requires that when a packet is removed from the Link layer receive queue, the credit for that packet/flit be returned to the sender. Credits for VNA are tracked on a flit granularity, while VN0 credits are tracked on a packet granularity.

# **4.3.10 Ordering Requirements**

The Link layer keeps each Message Class ordering independent. Credit management is kept independent on VN0. This ensures that each Message Class may bypass the other in blocking conditions.

Ordering is not assumed within a single Message Class, but is not explicitly disallowed. The Home Message Class is an exception to this rule, because it requires ordering between transactions corresponding to the same cache line address. This requirement is driven from a Protocol layer assumption on this Message Class for resolving cache line conflicts.

VNA and VN0 follow similar ordering to the Message Class. With Home message class requiring ordering across VNA/VN0 for the same cache line. All other message classes have no ordering requirement.



It is up to the Protocol Layer to ensure against starvation between different Message Classes.

# **4.4 Routing Layer**

A direct routing table is supported in IOH for requests from IOH. This routing table is 32 or 64 entries deep, corresponding to the 5-bit or 6-bit NodeIDs for Intel Xeon processor 7500 series (Boxboro-EX) and Intel Itanium processor 9300 series, respectively. Alternate and Adaptive routing is not supported.

See [Chapter 16](#page-204-0) for details on error logging of unexpected transactions.

# **4.4.1 Outbound Routing**

This section discusses how packets received by the IOH are routed. There are multiple modes of routing requests received by the IOH over Intel QuickPath Interconnect. These modes exist in order to meet the needs of our different platform configurations. Selection between the routing modes is done through configuration bits. Defaults vary depending on the strapping of the IOH.

#### **4.4.1.1 End-Point Only**

*End-Point Only* means the IOH is always the final destination of packets. In this mode, all traffic received on Intel QuickPath Interconnect must have the Destination NodeID (DNID) equal to the IOH's NodeID, with the exception of routing snoop packets. In snoop router broadcast mode, the DNID will be set to the home NodeID and DNID checking will be disabled.

# **4.5 Protocol Layer**

The Protocol Layer is responsible for translating requests from the core into the Intel QuickPath Interconnect domain and for maintaining Intel QuickPath Interconnect protocol semantics. The IOH is a fully-compatible Intel QuickPath Interconnect caching agent. It is also a fully-compliant firmware agent, configuration agent, and I/O proxy agent for non-coherent I/O traffic. By appropriately programming the PeerAgents list, the IOH will operate in the Intel QuickPath Interconnect in-order coherent protocol with source issued snooping of up to 31 or 63 peer caching agents for either Intel Xeon processor 7500 series or Intel Itanium processor 9300 series (maximum size of local cluster using 5 or 6-bit NodeID). By configuring the PeerAgents list to be null, the IOH will operate in system configurations which require home issued snooping, with no inherent limitation to the number of peer caching agents in this mode. The limitation is the source address decoder's ability to target the home agents.

Lock arbiter support in IA-32 systems is provided for up to eight CPU lock requesters. Systems that require support for more lock requesters need to implement a separate lock arbiter agent. Only the legacy IOH will be source of a lock as a result of PHold on ESI.

The Protocol layer supports 64 byte cache lines. There is an assumption in this section that all transactions from PCI Express will be broken up into 64-byte aligned requests to match Intel QuickPath Interconnect packet size and alignment requirements. Transactions of less than a cacheline are also supported.



# **4.5.1 NodeID Assignment**

The IOH must have a NodeID assigned before it can begin normal operation. This NodeID will be assigned by strap pins. A maximum of 5-bits of NodeID is provided for general use in the SMP profile. In the EMP profile, the IOH provides capability for a 6 bit NodeID.

After Reset, the IOH will use three strapping pins (NodeID[2:0]) to assign the NodeID[4:2]. NodeID[5] and NodeID[1:0] will default to '0'. The NodeID may be overwritten by config writes from SMBus.

See [Chapter 21](#page-276-0) for details on configuration for NodeIDs.

#### **4.5.1.1 Component NodeID Assignment**

The Intel Xeon processor 7500 series requires that IOH NodeID bits  $[1:0] = "00."$ The processor will use the other three combinations of bits [1:0] for its internal 3 NodeID assignments.

The Intel Itanium processor 9300 series requires that IOH NodeID bits  $[2:0] =$ "000" or "100" or "110". The processor will use the other three combinations of bits [1:0] for its internal 3 NodeID assignments. [Figure 4-3](#page-65-0) shows an example of this type of assignment. The Intel Itanium processor 9300 series is using 5 NodeIDs with NodeID[2:0] reserving the encodings 001, 010, 011, 101, and 111.

#### <span id="page-65-0"></span>**Figure 4-3. Example NodeID Assignment 4-Socket, 2-IOH Platform (For Intel Itanium Processor 9300 Series based Platform)**





# **4.5.2 Source Address Decoder (SAD)**

Every inbound request and outbound snoop response going to Intel QuickPath Interconnect must go through the source address decoder to identify the home NodeID. For inbound requests, the home NodeID is the target of the request. For snoop requests received by the IOH, the home NodeID is not included in the snoop packet, but the home NodeID is required in the snoop response.

The source address decoder is only used for decode of the DRAM address ranges and APIC targets to find the correct home NodeID. Other ranges including any protected memory holes are decoded elsewhere. See [Chapter 7](#page-114-0) for details on the address map.

The source address decoder in the IOH is designed to scale up to four sockets, each having one or two Home Agent NodeIDs. Scaling beyond four sockets is possible with a limit corresponding to the 5-bit or 6-bit NodeID, but memory interleaving across more than eight Home Agent NodeIDs is not supported. Support is provided for 3 peer IOH agents, or 1 peer IOH and 2 node controllers.

The description of the source address decoder requires that some new terms be defined:

- Memory Address Memory address range used for coherent DRAM, MMIO, CSR.
- Bus Number Routing Each IOH will be assigned a contiguous range of Bus numbers. This is used for routing P2P Completions and P2P Messages.
- Physical Address (PA) This is the address field seen on the Intel QuickPath Interconnect and in the IOH, a distinction from the processor core that operates on the virtual address.

There are two basic spaces that use a source address decoder: Memory Address and PCI Express Bus Number. Each space will be decoded separately based on the transaction type.

#### **4.5.2.1 NodeID Generation**

This section provides an overview of how the source address decoder generates the NodeID. There are assumed fields for each decoder entry. In the case of some special decoder ranges, the fields in the decoder may be fixed or shifted to match different address ranges, but the basic flow is similar across all ranges.

[Table 4-4](#page-67-0) defines the fields used per memory source address decoder. The process for using these fields to generate a NodeID is:

- 1. Match Range
- 2. Select TargetID from TargetID List using the Interleave Select address bit(s)NodeID[4:0] is directly assigned from the TargetID for the SMP profile, and NodeID[5:0] is directly assigned from the TargetID for the EMP profile

#### **4.5.2.2 Memory Decoder**

The MMIO ranges will never use low-order interleave, which means that all targetID entries must be programmed equivalently.

*Note:* The memory source address decoder in IOH contains no attribute, unlike the processor SAD. All attribute decode (MMIO, memory, NC-memory) is done with coarse range decoding prior to the request reaching the Source Address Decoder. See [Chapter 7](#page-114-0) for details on the coarse decode ranges.



#### <span id="page-67-0"></span>**Table 4-4. Memory Address Decoder Fields**



#### **4.5.2.3 Interleaving Modes**

There are five interleave modes, with the first 4 referencing DRAM-only configurations.

1. Low order: low 3 bits are looked up in a table

This is commonly configured for 1, 2, 4, or 8 way interleaving.

2. Low order + Low hash: Similar to low order, but the low order nodeID bit is replaced with parity(PA<19,13,10,6>)

This is conceptually a socket-level interleave, where accesses to a socket are spread across the 2 memory controllers on a socket in a hashed manner. This should be done as a maximum 4-way socket interleave + hash, resulting in an 8-way maximum interleave.

3. Mid order: low order(PA<8:6>) XOR PA<18:16> is looked up in a table

This mode is designed to spread accesses across DRAM banks.

- 4. Mid order + Low hash: as above -but the low order nodeID bit is replaced with parity(PA<19,13,10,6>)
- 5. High order: 3 MSBs of region are looked up in a table, and which bits are determined by the region size.

Only used for IO regions in IO decoder (MMIOL, PCI CFG, legacy IO, and so on).

#### **4.5.2.4 I/O Decoder**

The I/O decoder contains a number of specialized regions. [Table 4-5](#page-68-0) defines the requirements of each special decoder.

MMIOL and MMIOH use standard memory decoders.





#### <span id="page-68-0"></span>**Table 4-5. I/O Decoder Entries**

*Note:*

1. The DCA tag is only valid for Intel Xeon processor 7500 series.

#### **4.5.2.4.1 APIC ID Decode**

The APIC ID discussed in this section is based on the Intel QuickPath Interconnect packet definition for those bits.

APIC ID decode is used to determine the Target NodeID for non-broadcast interrupts. 3 bits of the APIC ID is used to select from 8 targets. Selection of the APIC ID bits is dependent on the processor. Modes exist within the APIC ID decode register to select the appropriate bits. The bits that are used are also dependent on the type of interrupt (physical or extend logical). See [Chapter 8](#page-134-0) for a detailed description of the bit definitions.

In a hierarchical MP system, certain bits of the APIC ID are matched to determine whether the interrupt is targeting the local or remote cluster. If not matched, the interrupts target the specified "Remote NodeID". Otherwise, the standard target list is used to determine the target NodeID. See [Chapter 8](#page-134-0) for a detailed description of the bit definitions.

#### **4.5.2.4.2 Bus Number**

Bus Number decode is used for peer-to-peer completions and peer-to-peer Messages. It is decoded using a single decoder that is interleaved across all possible 256 PCI Express bus numbers using the same methodology as the Memory Decoder. This is done such that each entry in the target list is allocated 16 or 32 contiguous bus numbers (in 32 mode: entry 0 - Bus0-31, entry 1 - Bus32-63...). When in "16 Buses per entry" mode, there is a base Bus# of either 0 or 128. In this mode, if the Bus# does not fall within the 128 Bus# range, then the request is sent to the Remote NodeID which is assigned to the hierarchical controller. The Remote NodeID is only used in this mode.



#### **4.5.2.4.3 Subtractive Decode**

Requests that are subtractively decoded in the datapath or PCI Express cluster are sent to the legacy ESI port. When the legacy ESI port is located on a remote IOH over the Intel QuickPath Interconnect this decoder simply specifies the NodeID of the peer IOH that is targeted. If this decoder is disabled, then legacy DMI is not available over Intel QPI, and any subtractive decoded request that is received by the Intel QPI cluster will result in an error.

#### **4.5.2.4.4 DCA Tag**

DCA enabled writes will result in a PrefetchHint message on Intel QPI that will be sent to a caching agent on Intel QPI. The NodeID of the caching agent is determined by the PCI Express Tag. The IOH will support a number of modes for tag bits which correspond to NodeID bits. See the ["QPIPDCASAD: Intel QuickPath Interconnect Protocol DCA](#page-451-0)  [Source Address Decode"](#page-451-0) register for details.

# **4.5.3 Special Response Status**

The Intel QuickPath Interconnect includes two response types: normal and failed. Normal is the default; failed response is described below.

On receiving a failed response status the IOH will continue to process the request in the standard manner, but the failed status is forwarded with the completion. This response status should also be logged as an error as described in [Chapter 16](#page-204-0).

The IOH will send the failed response to the Intel QuickPath Interconnect for some failed response types from PCI Express. See [Chapter 16](#page-204-0) for error translation requirements.

# **4.5.4 Abort Time-out**

An AbortTO response received at the IOH will cause a reset of the time-out counter in the Outgoing Request Buffer (ORB). This response could be received to any request or to an empty ORB entry. This is because the Completion of a request may bypass the AbortTO, which will result in the entry be de-allocated and may be empty or re-used by a different request by the time the AbortTO is seen at the ORB.

The AbortTO will be sent on QPI for an outbound NcCfgRd/Wr when the time pending in IOH exceeds a time threshold. The AbortTO response does not complete the transaction at the IOH or in the original sender. Because support for this response status is an optional feature on QuickPath Interconnect, there is a configuration bit to disable it (QPIPCTRL register). This register also controls the frequency of the AbortTO when it is enabled. The frequency may vary by up to  $+100\%$  of this programmed value. This response will be sent repeatedly at the designated threshold until the request is completed or aborted.

The programmable values supported for AbortTO threshold are: 5uS, 327 µS, 41 mS. These values assume a 400 MHz core clock. Scaling will occur when the core clock speed deviates from this assumption.

# **4.5.5 Illegal Completion/Response/Request**

IOH explicitly checks all transaction for compliance to the request-response [Table 4-6](#page-70-0), [Table 4-7,](#page-71-0) [Table 4-8,](#page-73-0) and [Table 4-9](#page-73-1) in this chapter. If an illegal response is detected it is logged the illegal packet is dropped. See [Chapter 16, "Reliability, Availability,](#page-204-0)  [Serviceability \(RAS\)"](#page-204-0) for details on error logging.



# **4.5.6 Inbound Coherent Transactions**

The IOH will only send a subset of the coherent transactions supported by the Intel QuickPath Interconnect. This section will describe only the transactions that are considered coherent. The determination of Coherent versus Non-Coherent is made by the address decode. If a transaction is determined coherent by address decode, it may still be changed to non-coherent as a result of its PCI Express attributes (see [Table 4-6](#page-70-0) for details).

#### <span id="page-70-0"></span>**Table 4-6. Inbound Coherent Transactions and Responses**



#### *Notes:*

- See [Section 4.5.8](#page-72-0) for details on how snoops are sent out
- 2. Based on RdCur versus RdCode Mode, see [Section 4.5.8](#page-72-0)<br>3. State immediately degrades from
- State immediately degrades from
- 4.  $RFO = Request For Ownership$ <br>5 Flow selection based on Write 1 5. Flow selection based on Write flow mode described in [Section 4.5.8](#page-72-0)
- 6. platform only

#### **4.5.6.1 Snooping Modes**

Intel QuickPath Interconnect protocol has assumptions that require the home agent to send snoops for any agent under directory control. Second, the home agent in a processor sending snoops for the IOH can only spawn a single snoop.

When IOH is in the router broadcast mode, it sends a single snoop targeting the home agent's NodeID. The processor's router will ensure that snoops are correctly sent to all caching agents. In this mode the DNID on incoming snoop packets will be equal to the home NodeID. In this mode, checking DNID equal to the IOH's NodeID will be disabled for incoming snoops.

#### **4.5.6.2 RdCur versus RdCode**

When the IOH issues a read request to coherent space, it will not cache the data received in the completion, but it does need to have the latest coherent copy available. There are Intel QuickPath Interconnect commands that supports this behavior; RdCur directly supports this and RdCode indirectly supports it. RdCur is defined such that the requestor's final state is always I. For RdCode the requestor's state is always given as F or S, but the IOH can immediately degrade F or S to I. based platforms.

The RdCode/RdCur mode is set only at boot, and not modified during normal operation. RdCode requires differences in how the IOH responds to conflicting snoops versus the RdCur conflict requirements. See [Section 4.10](#page-82-1) for details on conflict handling.



#### **4.5.6.3 Directory Update Requirements**

Every Request For Ownership (RFO) that is sent to get exclusive ownership of a line (E state) will have a corresponding EWB which will transition the directory and the modified line in the IOH to I-state. Exceptions to this rule can occur when an error is detected in the PCI Express packet that initiated the RFO request. In this case, IOH will send an EWB-partial with none of the Byte Enables set. This allows directories or snoop filters in the processors to be kept in sync with the IOH's cache.

For coherent memory reads the IOH will use RdCur which results in the cache line in the IOH in I-state and the directory in I-state. If RdCode is used then an inconsistency could occur between the directory and the IOH. The IOH will not support any special Directory Update command for this mode of operation. If RdCode is used with a directory, then additional snooping of the IOH will occur because the directory will show IOH with F/S state. The protocol allows S/F state to be dropped silently, so that coherency is not violated.

# **4.5.7 Inbound Non-Coherent Transactions**

The IOH sends transactions as non-coherent transactions on the Intel QuickPath Interconnect as specified in [Table 4-7.](#page-71-0)



#### <span id="page-71-0"></span>**Table 4-7. Non-Coherent Inbound Transactions Supported**

*Notes:*

2. Intel Itanium processor 9300 series-based platform only

<sup>1.</sup> Intel Xeon processor 7500 series-based platform (Boxboro-EX platform) only


#### <span id="page-72-0"></span>**4.5.7.1 Non-Coherent Broadcast**

Support is provided for a non-coherent broadcast list to deal with non-coherent requests that are broadcast to multiple agents. Transaction types that use this flow:

- Broadcast Interrupts
- Power management requests
- Lock flow
- Global SMI
- Quiescence flow
- VLW (Virtual Legacy Wires) for Intel Xeon processor 7500 series based platform only

There are three non-coherent broadcast lists:

- The primary list is the "non-coherent broadcast list" which is used for power management, Broadcast Interrupts, and VLW. This list will be programmed to include all processors in the partition.
- The Lock Arbiter list of IOHs
- The Lock Arbiter list of CPUs

The broadcast lists are implemented with a 32-bit vector (or 64-bit vector for the EMP profile) corresponding to NodeIDs 0-31 (or 0-63 for EMP). Each bit in this vector corresponds to a destination NodeID receiving the broadcast.

The Transaction ID (TID) allocation scheme used by the IOH results in a unique TID for each non-coherent request that is broadcast. See [Section 4.9.2](#page-81-0) for additional details on the TID allocation.

Broadcasts to the IOH's local NodeID will only be spawned internally and do not appear on the Intel QuickPath Interconnect bus.

#### **4.5.7.2 Lock Arbiter**

StopReq1&2 and StartReq1&2 are broadcast to all agents specified in the quiescence list. Details on the lock arbiter are found in [Section 4.7.](#page-76-0)

#### **4.5.7.3 Legacy Messages**

Legacy messages are sent to the target NodeID based on address decoder output. See [Section 4.5.2, "Source Address Decoder \(SAD\)" on page 67](#page-66-0) for more details.

VLW messages from ESI are broadcast to all processor targets specified in the NC Broadcast list.

### **4.5.8 Outbound Snoops**

Outbound clean snoops are critical to system performance when the IOH is included as a broadcast peer (no IOH directory/snoop filter). In this case, the expectation is that a clean response (RspI) will result from the majority of snoops because of the small size of the IOH write cache. Because of this, the IOH must keep the clean snoop latency to a minimum. Snoop conditions that hit in the Write Cache or conflict with pending requests do not have the strict latency requirements.

This section does not address snoop conflict cases, see [Section 4.10.2](#page-84-0) for details on conflicts.



#### **Table 4-8. Snoops Supported and State Transitions**



*Note:* 1. Partial is defined as a line that does not have all bytes modified by inbound writes.

# **4.5.9 Outbound Non-Coherent**

IOH will support a large number of outbound non-coherent transactions.

#### **Table 4-9. Protocol Transactions Supported (Sheet 1 of 2)**







#### **Table 4-9. Protocol Transactions Supported (Sheet 2 of 2)**

#### **4.5.9.1 Outbound Non-Coherent Request Table**

Outbound non-coherent requests use a table to hold Intel QuickPath Interconnect state information while the request is pending to the Datapath and I/O interface clusters. The IOH table stores all NodeID and Transaction ID information need to generate the Completion on the Intel QuickPath Interconnect. The table has the following attributes:

- Reserved Entry for a request received from the NCB Virtual Channel. But no reservation is necessary for NCS. This is necessary to avoid deadlock with peer-topeer requests.
- The depth needs to support the loaded round trip latency for posting a packet to PCI Express at the max outbound write bandwidth from the Intel QuickPath Interconnect.
- 8 entries for pending outbound non-posted.

#### <span id="page-74-0"></span>**4.5.9.2 Peer-to-Peer Across Intel QuickPath Interconnect**

Intel QuickPath Interconnect translates some peer-to-peer transactions between IOHs into a special NcP2PS for non-posted or NcP2PB for posted packets on Intel QuickPath Interconnect. An exception is for NcIORd/Wr and NcCfgRd/Wr, which will use the standard transaction type.



# **4.6 Profile Support**

The IOH can support a variety of small and large system configurations through the use of configuration registers.

[Table 4-10](#page-75-0) and [Table 4-11](#page-75-1) defines the features that are used in setting the profile and the corresponding register requirements.

Enabling extended headers requires the IOH to be connected to a BMC. After reset the BMC must set the extended header enable register before Intel QuickPath Interconnect is allowed to initialize. This capability pertains to the Intel Itanium processor 9300 series-based platform only.

The default values for these configuration registers are set to the MP system configuration, as noted in [Table 4-10](#page-75-0) and [Table 4-11](#page-75-1).

#### <span id="page-75-0"></span>**Table 4-10. Profile Control – Intel Xeon Processor 7500 Series based Platform Only**



*Notes:*

1. See [Table 4-5](#page-68-0) for details on which registers are affected.

#### <span id="page-75-1"></span>**Table 4-11. Profile Control – Intel Itanium Processor 9300 Series-based Platform Only (Sheet 1 of 2)**









*Notes:*

1. See [Table 4-5](#page-68-0) for details on which registers are affected.

# <span id="page-76-0"></span>**4.7 Lock Arbiter**

Lock Arbiter is a central system resource used for coordinating lock and quiescence flows on Intel QuickPath Interconnect. There is a single lock arbiter in the IOH which can accommodate a maximum of 8 simultaneous issues and 63 NodeID targets. IOH will not support sending PHold on Intel QuickPath Interconnect.

The requests from Intel QuickPath Interconnect that correspond to a System Lock are: NcMsgS-ProcLock, and NcMsgS-ProcSplitLock. The System Unlock message corresponds to NcMsgS-Unlock.

PHold is also supported from ESI and is queued sequentially with the System Lock requests from Intel QPI. PHold support in MP is supported, but is restricted to the ESI port connected to the legacy IOH.

VC1 traffic from DMI is allowed to proceed under ProcLock, ProcSplitLock, and PHold. The "Quiesce" flow requirement will result in blocking of VC1, which can be a result of config register controlled quiesce flow or from the Intel QPI message NcMsgS-Quiesce. This blocking of VC1 for "Quiesce" is necessary when it's necessary to ensure no traffic is flowing on Intel QPI.

The lock arbiter can support a maximum of 8 CPU lock sources and one PHold source, where each source can only have a single lock or hold pending at a time. The queue receives a System Lock or PHold and sends it to the issue/control state-machine. The queue must send the System Lock and PHold requests in FIFO order to the statemachine. The System Lock queue will store only the basic information about the System Lock: SrcNodeID, Tag, and Lock Type (2-bit).

The issue/control state-machine is shown in [Figure 4-4.](#page-78-0) Each System Lock must have a corresponding Unlock after the System Lock completion is sent. After the Unlock completion is sent, the state-machine is ready to accept the next System Lock or PHold request from the System Lock queue. In each of the states with the word "proceeding" a StartReq/StopReq message is broadcast to a set of Intel QPI participants and/or to



internal "south agent" targets within the IOH. Which participants are included is specified in [Table 4-12.](#page-78-1) For details on how the StartReq/StopReq messages are broadcast see [Section 4.5.7.1](#page-72-0).

The lock arbiter also provides quiescence and de-quiescence of the system for debug and RAS operations via configuration registers. The registers used are referred to as Q[2:0] & DeQ[2:0] in [Figure 4-4](#page-78-0). Configuration register is defined in [Chapter 21.](#page-276-0) When the Q[2:0] register bits are set quiescence is initiated. There are bits to allow each startreq phase to be initiated individually. The DeQ[2:0] bits allow each StartReq phase to be individually controlled. Before DeQ[2:0] are set the Q[2:0] bit should be cleared to prevent the Quiesce flow from starting up immediately as it enters idle. The same is true for DeQ[2:0] which should be cleared before Q[2:0] should be set. The state of the "lock arbiter" is used by software to identify when each phase is complete. This information is exported to the register defined in [Section 21.11.2.21](#page-458-0).

Prior to quiesce software must ensure that no System Locks or PHold requests are active. System Locks are avoided by bring the processors into SMM mode. In a platform that supports PHold, firmware must first set the quiesce control bit to block PHold requests at the lock arbiter. Then poll to ensure that the Lock Arbiter is in the "Idle" state before proceed with the flow described above.

During system quiesce, no MSI is expected to be generated internally by IOH. If there is an MSI not blocked at PCIe root ports (by setting MSI ENABLE bit of MSICTRL register to 0) during system quiesce, then the hardware is going to push it out.





#### <span id="page-78-0"></span>**Figure 4-4. Lock Arbiter Issue/Control State-Machine**

#### <span id="page-78-1"></span>**Table 4-12. Lock Master Participant List Usage**





# **4.7.1 Lock Arbiter Time-Out**

Requests generated to the local IOH by the lock arbiter will use the same time-out hierarchy as requests issued on Intel QuickPath Interconnect.

# **4.8 Write Cache**

The IOH write cache is used for pipelining of inbound coherent writes. This is done by obtaining exclusive ownership of the cache line prior to ordering. Then writes are made observable (M-state) in I/O order.

### **4.8.1 Write Cache Depth**

The write cache depth calculation is based on the latency from allocation of the RFO until the EWB causes de-allocation of the entry.

A 128-entry Write Cache meets the bandwidth requirement. This cache size assumes it is only used for inbound writes and any space for inbound read completions or read caching would be independent.

### **4.8.2 Coherent Write Flow**

Inside the IOH, coherent writes follow a flow that starts with a RFO (Request for Ownership) followed by write a promotion to M-state.

IOH will issue an RFO command on the Intel QuickPath Interconnect when it finds the write cache in I-state. The command used for the RFO phase depends on the a configuration mode bit that selects between "Normal" or "Invalidating Write" flow. In the "Standard" flow uses the InvItoE request while the "Invalidating Write" flow uses InvWbMtoI command. These requests returns E-state with no data.

In the case where a RFO hits an M-state line in the write cache, ownership is granted immediately with no request appearing from Intel QPI. This state will be referred to as MG (M-state with RFO Granted). This state is necessary for resolving local conflicts because M-state can exist in the cache without any RFO ownership being granted. For the case of E-state in the write cache requires no additional sub-state because it always has an RFO granted.

An RFO hitting E-state or MG-state in the write cache, indicates that another write has already received RFO completion. Refer to [Section 4.10](#page-82-0) for details on how this is handled.

The write promotion phase causes an M-state transition in the write cache. For partial writes, the modified bytes are tracked. In the case of MG->M state transition the data must be merged and the modified bytes being tracked are also merged. Local and remote conflict scenarios described in [Section 4.5.7](#page-71-0).

In both cases IOH will hold the RTID allocation from the time the RFO is sent over Intel QPI until the EWB phase is completed. Holding of the allocation in this manner is a requirement the Invalidating Write flow because the tracker in the home is being used to track E-state in the IOH. The Standard flow will use the same RTID policy to minimize difference between the two modes.

As part of the Invalidating write flow the IOH must evict lines immediately when Mstate is reached to prevent starvation in the CPU. IOH applies a single eviction policy for both modes of operation.



# **4.8.3 Cache State**

If RFO is received by the cache and the current state is I, then either an InvItoE or InvWbMtoI occurs on the Intel QuickPath Interconnect (depending on the mode). This request always returns E-state with no data. Before this request can be issued a data resource is pre-allocated in the write cache to ensure forward progress. When the RFO request is completed then E-state has been granted for a write. Once all the I/O ordering requirements have been met, the promotion phase occurs and the state of the line becomes M.

# **4.8.4 System Directory Support**

Under normal operation the IOH will not drop E/M cache state, and will thus have no need for system directory update. In special cases that require dropping of E state, the IOH will issue a WbMtoI + WbDataPtl with 0 byte enables. This allows inclusive snoop filter to remain in sync with the IOH cache.

For inbound reads in RdCode mode, the F/S-state data returned is immediately degraded to I-state. Any inclusive snoop filter must be aware of this policy within IOH.

# **4.9 Outgoing Request Buffer (ORB)**

When a transaction is issued onto the Intel QuickPath Interconnect, an ORB entry is allocated. This list keeps all pertinent information about the transaction header needed to complete the request. It also stores the cacheline address for coherent transactions to allow conflict checking with snoops and other local requests. See [Section 4.10](#page-82-0) for details. An Intel QuickPath Interconnect response may come as multiple phases. The ORB tracks each completion phase (that is, Data\* and Cmp) and any conflicts (that is, snoops, FrcAckCnflt Response) in the ORB.

When a request is issued, a RTID (Requestor Transaction ID) is assigned based on Home NodeID. Limitations are placed on the RTID based on how many transactions each home agent can support. The RTID allocation limitation binds the tag to a specific range; this range is referred to as *MaxRequests*, where the range is 0 to *MaxRequests-1*. This is value is programmable in the IOH configuration registers.

The Home NodeID and RTID are returned in the responses. The ORB must provide a way to associate the response's RTID and Home NodeID with a ORB entry. This can be done through a reverse lookup table based on RTID and Home NodeID or by searching the table for matching RTID and NodeID. Simplification of the reverse lookup function is possible by limiting the scope of the RTID allocation as described in [Section 4.9.2](#page-81-0).

### **4.9.1 ORB Depth**

The ORB depth is based on the number of requests the IOH needs to be pending on Intel QuickPath Interconnect to achieve full bandwidth, given worst-case average latency for a 4S system. This latency is calculated from allocation and de-allocation of tag. The ORB depth is 256 entries. The IOH will further partition the 256 entries into 128 entries per port. For evenly distributed traffic, this will provide the equivalent of 256 entries.



# <span id="page-81-0"></span>**4.9.2 Requestor Transaction ID (RTID)**

RTID allocation is broken into separate pools, 4 pools for each Intel QPI port (8 pools total). The size of pools, which correspond to the MaxRequest variable in Intel QPI, are programmable to 1, 2, 4, 8, 16, 24, 32. This MaxRequest value is configurable per allocation pool. The RTIDs generated from the given pool are between 0 and MaxRequests-1. Attention must be paid that RTID changes are done in one step. Programming MaxRequest RTID in multiple steps may cause a CATERR. Which pool is selected depends on the home NodeID target for the request. Configuration registers set which bits from the NodeID select the pool to use. The index setting should be chosen to maximize use of all allocation pools when traffic is distributed across all home agents. This selection depends on the NodeIDs of the agents connected to that port and the routing table map to get to that port. See [Chapter 21](#page-276-0) for additional details.

### **4.9.3 Time-Out Counter**

Each entry in the ORB is tagged with a timeout value when it is allocated; the timeout value is dependent on the transaction type. This separation allows for isolation a failing transaction when dependence exists between transactions. [Table 4-13](#page-82-1) shows the timeout levels of transactions the IOH supports. Levels 2 and 6 are for transactions that the IOH does not send. The levels should be programmed such that they are increasing to allow the isolation of failing requests, and they should be programmed to consistent values across all components in the system.

The ORB implements a 2-bit timeout tag value per entry that starts out being set to 0x0. The timeout counter rate value x is programmable per time-out level. It is controllable through configuration in powers of 2. The timeout counter rate x will result in a time-out for a given transaction in that level between 3x-4x based on the 2-bit timeout tag. The configuration values should be programmed to increase as the level increases to support longer timeout values for the higher levels.

On each global timeout counter expiration, every ORB entry with a matching request for that level is checked. If a match is found on a valid transaction and the timeout tag is equal to 0x2, then it logged as a timeout, else the timeout tag is incremented. If timeout occurs, a failed response status is then sent to the requesting south agent for non-posted requests, and all Intel QuickPath Interconnect structures will be cleared of this request.

A request in the ORB which receives an AbortTO response, results in resetting of the timeout tag for that request. The only usage model for this case corresponds to configuration transactions to PCI Express targets coming out of reset.





#### <span id="page-82-1"></span>**Table 4-13. Time-Out Level Classification for IOH**

*Note:*

- 1. Intel Itanium processor 9300 series will put PTC.g requests at level 5, which put the StopReq\* messages at level 6. Because IOH does not support PTC.g this can be represented programming the IOH level 5 timeout adequately larger then the Intel Itanium processor 9300 series level 5.
- 2. Intel Xeon processor 7500 series-based platform (Boxboro-EX platform) only<br>3. Intel Itanium processor 9300 series-based platform only
- Intel Itanium processor 9300 series-based platform only

Timeout values are specified for each level independently. The values are specified in core clocks which is proportional to Intel QuickPath Interconnect operational frequency.

# <span id="page-82-0"></span>**4.10 Conflict Handling**

A coherent conflict occurs in the Intel QuickPath Interconnect when two requests are trying to access the same cache line. This can occur when a snoop hits a pending outstanding request or ownership grant. This type of conflict is referred to as a Remote-Local Conflict. The other type of conflict is a local-local conflict, where a local read or RFO hits a pending outstanding request on the Intel QuickPath Interconnect, or a write cache entry. Local-Local conflicts also apply to non-coherent requests to DRAM (NonSnpRd & NonSnpWr\*).

Intel QuickPath Interconnect also has a number of rules to prevent general network deadlock that apply to all transactions. This section will refer to this class of resource deadlock.

In this section, "local requests" are requests originating from PCI Express, or ESI coming from the Intel QuickPath Interconnect interface, originating from a processor or IOH.

### **4.10.1 Coherent Local-Local Conflicts**

Local-local conflicts occur when a local request finds state for the same cache line in the Write Cache or ORB. There are three possible outcomes of the conflict detection: stall the request until the conflicting transaction completes, eviction of the line from the write cache, or completion of the transaction.



#### **Table 4-14. Local-Local Conflict Actions**



### **4.10.1.1 Local Conflict Bypassing**

In the condition where the request is stalled, other requests are allowed to bypass from all clusters. Although conflicts are somewhat rare, a single conflict can not block traffic from other streams. The bypass buffer can absorb one stalled conflicting request per active cache line. Upon receiving a second conflict, all Read and RFO requests are blocked. Write promotion will never conflict which is guaranteed by E/M state. Promotions will not be blocked by conflicted RFO or Read request.



# <span id="page-84-0"></span>**4.10.2 Coherent Remote-Local Conflicts**

Because the IOH only supports a sub-set of coherency states and coherent transactions, it requires only a limited subset of full conflict handling.

It is assumed that conflicts occur on less than one percent of total transactions. This implies that performance of these individual transactions are of little importance, however blocking on a single conflict can not be allowed to block forward progress of other "remote requests".

#### **Table 4-15. Remote-Local Conflict Actions**



The AckCnflt phase is completed by a Cmp or Cmp\_Fwd\*. [Table 4-16](#page-84-1) shows the responses and final state in the IOH on receiving different Cmp\_Fwd\* completions. Once the AckCnflt phase is completed, all buffered snoops are cleared.

#### <span id="page-84-1"></span>**Table 4-16. Conflict Completions Actions**





# **4.10.3 Resource Conflicts**

Resource conflicts are generally not a problem in the Intel QuickPath Interconnect because of the independent nature of the message classes. Two cases are explicitly stated here for how resources are managed to prevent resource problems.

The first basic Intel QuickPath Interconnect rule is that completions are absorbed at the source, unconditional on any other message classes. This generally requires preallocation of completion resources before a request is sent. See [Section 4.11.1](#page-85-0) for more details on message class ordering details.

The ORB ensures that peer-to-peer non-posted requests do not fill the ORB (per allocation pool). This ensures that posted requests (with respect to PCI Express) will never be blocked by non-posted peer-to-peer requests.

The ORB ensures that Reads are allowed fair access into the ORB.

# **4.11 Deadlock Avoidance**

Following section calls out specific IOH ordering requirements.

### <span id="page-85-0"></span>**4.11.1 Protocol Channel Dependence**

[Section 4.11.1.1](#page-85-1) through [Section 4.11.1.3](#page-85-2) concentrate on potential deadlock situations between outbound and inbound traffic, and vice versa.

#### <span id="page-85-1"></span>**4.11.1.1 Outbound NC Request versus Inbound NC Request**

Completions are always allowed to bypass deferred requests in the PCI ordered domain.

#### **4.11.1.2 Inbound Response versus Inbound AckCnflt (Home Channel)**

Inbound responses (responses received by the IOH) are never blocked because of blocking on the home channel in the inbound direction.

#### <span id="page-85-2"></span>**4.11.1.3 Snoop Stall on Hit, E-State**

Any snoop that hits a line being promoted to M-state will be stalled while the promotion request for the M-state data is received from the IOQ to the write cache.

The write cache will revoke ownership if a snoop hits a blocked write in E-state and the RFO will be re-issued. See [Section 4.10.2](#page-84-0) for more details.

**§**



# **5 PCI Express\* and ESI Interfaces**

# **5.1 Introduction**

PCI Express\* is the next generation I/O interface extending I/O solutions beyond PCI-X. It offers a very high bandwidth to pin interface for general-purpose adapters interfacing a wide variety of I/O devices. The *PCI Express Base Specification,* Revision 2.0 provides the details of the PCI Express protocol. This chapter is complementary to [Chapter 3](#page-32-0) and should be used as additional reference.

# **5.2 PCI Express\* Link Characteristics - Link Training, Bifurcation, Downgrading and Lane Reversal Support**

# **5.2.1 Link Training**

The IOH PCI Express port 0 and port 1 will support the following Link widths: x16, x8, x4, x2 and x1. The IOH PCI Express port 2 will support link widths x4, x2 and x1. During link training, the IOH will attempt link negotiation starting from the highest and ramp down to the nearest supported link width that passes negotiation. Each of the widths (x16, x8, x4, x2, x1) are trained in both the non-lane-reversed and lanereversed modes. For example, x16 link width is trained in both the non-lane-reversed and lane-reversed modes before attempting a dual x8 configuration.

# **5.2.2 Port Bifurcation**

IOH supports port bifurcation via two different means:

- Using the hardware straps. [Table 19-12](#page-266-0) illustrates the strapping options for ports 0, 1, and 2.
- Via BIOS by appropriately programming the PCIE\_PRTx\_BIF\_CTRL register

#### **5.2.2.1 Port Bifurcation via BIOS**

When BIOS needs to control port bifurcation, the hardware strap needs to be set to "Wait\_on\_BIOS". This instructs the LTSSM to not train till BIOS explicitly enables port bifurcation by programming the PCIE\_PRTx\_BIF\_CTRL register. The default of the latter register is such as to halt the LTSSM from training at poweron, provided the strap is set to "Wait\_on\_BIOS". When BIOS programs the appropriate bifurcation information into the register, it can initiate port bifurcation by writing to the "Start bifurcation" bit in the register. Once BIOS has started the port bifurcation, it cannot initiate any more *bifurcation* commands without resetting the IOH. Note that software can initiate link retraining within a sub-port or even change the width of a sub-port (by programming the PCIE\_PRTx/ESI\_LANE\_MSK register) any number of times without resetting the IOH. Please refer to [Section 21.12.5.22](#page-541-0)[-Section 21.12.6.](#page-544-0)

Here is a pseudo-code example for how the register and strap work together to control port bifurcation. Note that "strap to ltssm" indicates the IOH internal strap to the LTSSM.



```
If (PCIE_PRT<0,1>_BIF_CTRL[2:0]/PCIE_PRT2_BIF_CTRL[1:0] == 111/11) {
       If (<PE0/1CFGSEL[2:0]>, <PE2CFGSEL[1:0]>!= <111>,<11>) {
              Strap to ltssm = strap
       } else {
              Wait for "PCIE_PRTx_BIF_CTRL[3]" bit to be set
              Strap to ltssm = csr
       }
} else {
       Strap to ltssm = csr
```
}

Note that the bifurcation control registers are sticky and BIOS can chose to program the register and cause an IOH reset and the appropriate bifurcation will take effect on exit from that reset.

# **5.2.3 Degraded Mode**

Degraded mode is supported for x16, x8, x4 and x2 link widths. IOH supports degraded mode operation at half the original width and quarter of the original width or a x1. This mode allows one half or one quarter of the link to be mapped out if one or more lanes should fail during normal operation. This allows for continued system operation in the event of a lane failure. Without support for degraded mode, a failure on a critical lane like lane 0 could bring the entire link down in a fatal manner. This can be avoided with support for degraded mode operation. For example, if lane 0 fails on a x8 link, then the lower half of the link will be disabled and the traffic will continue at half the performance on lanes 4-7. Similarly, a x4 link would degrade to a x2 link. This remapping should occur in the physical layer and the link and transaction layers are transparent to the link width change. The degraded mode widths are automatically attempted every time the PCI Express link is trained. The events that trigger the PCI Express link training are per the *PCI Express Base Specification,* Revision 2.0. For example, if a packet is retried on the link N times (where N is per the *PCI Express Base Specification,* Revision 2.0) then a physical layer retraining is automatically initiated. When this retraining happens, IOH starts out with negotiating a link width that it is currently operating at and if that fails, starts out with negotiating a lower link width per the degraded mode operation.

IOH supported degraded modes are shown below. The [Table 5-1](#page-88-0) should be read such that the various modes indicated in the different rows would be tried by IOH, but not necessarily in the order shown in the table. IOH would try a higher width degraded mode before trying any lower width degraded modes.





#### <span id="page-88-0"></span>**Table 5-1. Supported Degraded Modes**

*Notes:*

1. This is the native width of the link before degraded mode operation

IOH reports entry into or exit from degraded mode to software (see [Section 21.12.5.19](#page-534-0)) and also records which lane failed.

# **5.2.4 Lane Reversal**

IOH supports lane reversal on all its PCI Express ports, regardless of the link width that is, lane reversal works in x16, x8, x4 and x2 link widths. Note that IOH supports logic that allows a x4, x8 or x16 card to be plugged into a x16 slot that is lane-reversed on the motherboard, and operate at the max width of the card. Similarly for a x4, x8 card plugged into a x8 lane-reversed slot, x4 card plugged into a lane-reversed x4 slot and a x2 card plugged into a lane-reversed x2 slot. Note that for the purpose of this discussion, a "xN slot" means a CEM/SIOM slot that is capable of any width higher than or equal to xN but is electrically wired on the board for only a xN width. A x2 card can be plugged into a x16, x8 or x4 slot and work as x2 only if lane-reversal is not done on the motherboard otherwise it would operate in x1 mode.

### **5.2.5 PCI Express\* Gen1/Gen2 Speed Selection**

In general, the IOH will negotiate PCI Express Gen1 versus Gen2 link speed inband during link training.

### **5.2.6 Form-Factor Support**

The IOH supports Cardedge and Server I/O Module (SIOM) form-factors. Form-factor specific differences that exist for hot-plug and power management are captured in their individual sections.

# **5.3 IOH Performance Policies**

### **5.3.1 Max\_Payload\_size**

IOH will support a Max\_Payload\_Size of 256B.



# **5.3.2 Isochronous Support and Virtual Channels**

IOH supports the default virtual channel (virtual channel 0) and any TC on the PCI Express interfaces.

### **5.3.3 Non-Coherent Transaction Support**

#### **5.3.3.1 Inbound**

Non-coherent transactions are identified by the NoSnoop attribute in the PCI Express request header being set. PCI Express ports in IOH must provide support for converting these transactions to Non-coherent read/writes on Intel QuickPath Interconnect. For writes the NoSnoop attribute is used in conjunction with the Relaxed Ordering attribute to reduce snoops on Intel QuickPath Interconnect interface. For inbound reads with NoSnoop attribute set, IOH does not snoop on Intel QuickPath Interconnect. This optimization for reads and writes can be individually disabled.

#### **5.3.3.2 Outbound**

IOH always clears the NoSnoop attribute bit in the PCI Express header for transactions that it forwards from the CPU. For peer 2 peer transactions from other PCI Express ports and ESI, the NoSnoop attribute is passed as is from the originating port.

### **5.3.4 Completion Policy**

The *PCI Express Base Specification, Revision 1.1 and post 1.1 Erratas and EC\*'s* requires that completions for a specific request must occur in linearly-increasing address order. However, completions for different requests are allowed to complete in any order. As long as the above rules are followed, the IOH will send the completions on the PCI Express interface in the order received from the Intel QuickPath Interconnect interface and never artificially delay completions received from Intel QuickPath Interconnect to PCI Express.

#### **5.3.4.1 Read Completion Combining**

The *PCI Express Base Specification, Revision 1.1 and post 1.1 Erratas and EC\*'s* allows that a single request can be satisfied with multiple "sub-completions" as long as they return in linearly-increasing address order. Therefore, since the IOH must split requests into cacheline quantities before issue on Intel QuickPath Interconnect, the IOH will often complete a large request in cacheline-sized sub-completions.

As a performance optimization, the IOH implements an opportunistic read completion combining algorithm for all reads towards main memory. When the downstream PCI Express interface is busy (e.g. with another transaction) and multiple cachelines have returned before completion on PCI Express is possible, the PCI Express interface will combine the cacheline sub-completions into larger quantities up to MAX\_PAYLOAD.

### **5.3.5 Read Prefetching Policies**

The IOH will not perform any prefetching on behalf of interfacing PCI Express component reads. The PCI Express component is solely responsible for its own prefetch algorithms since those components are best suited to make appropriate trade-offs.

The IOH will not perform any outbound read prefetching.



# **5.3.6 Error Reporting**

PCI Express reports many error conditions through explicit error messages: ERR\_COR, ERR\_NONFATAL, ERR\_FATAL. The IOH can be programmed to do one of the following when it receives one of these error messages:

- Generate MSI
- Assert pins ERR[2:0]
- Forward the messages to the ICH

Refer to the *PCI Express Base Specification,* Revision 2.0 for details of the standard status bits that are set when a root complex receives one of these messages.

### **5.3.7 Intel Chipset-Specific Vendor-Defined Messages**

Intel chipset-specific vendor-defined messages (VDMs) are identified with a Vendor ID of 8086 in the message header and a specific message code. Refer to Enterprise Southbridge Interface Specification for more details.

#### <span id="page-90-1"></span>**5.3.7.1 ASSERT\_GPE / DEASSERT\_GPE**

Upon receipt of an Assert\_GPE message from a PCI Express port, the IOH forwards the message to the ICH. When the GPE event has been serviced, the IOH will receive a Deassert\_GPE message on the PCI Express port. At this point the IOH can send the deassert\_GPE message on ESI.

When an IOH does not have its ESI port enabled for legacy, it forwards the messages over the Intel QuickPath Interconnect.

# **5.4 Inbound Transactions**

This section discusses the IOH behavior towards transactions that originate from PCI Express. Throughout this section, inbound refers to the direction towards main memory from I/O.

### **5.4.1 Inbound Memory, I/O and Configuration Transactions Supported**

[Table 5-2](#page-90-0) lists the memory, I/O and configuration transactions supported by the IOH which are expected to be received from the PCI Express.

#### <span id="page-90-0"></span>**Table 5-2. Incoming PCI Express Memory, I/O and Configuration Request/Completion Cycles (Sheet 1 of 2)**





#### **Table 5-2. Incoming PCI Express Memory, I/O and Configuration Request/Completion Cycles (Sheet 2 of 2)**



# <span id="page-91-0"></span>**5.4.2 Configuration Retry Completions**

When a PCI Express port receives a configuration completion packet with a configuration retry status, it reissues the transaction on the affected PCI Express port or completes it. There is an ECN to 1.0a spec that allows for Configuration retry from PCI Express to be visible to software by returning a value of 0x01 on configuration retry (CRS status) on configuration reads to the VendorID register. This ECN provides details of when a root port reissues a configuration transaction and when it is required to complete the transaction.

Here is the summary of when IOH decides to reissue a configuration request.

- When configuration retry software visibility is disabled via the root control register:
	- A configuration request (read or write and regardless of address) is reissued when a CRS response is received for the request and the Configuration Retry Timeout timer has not expired. If the timer has expired, a CRS response received after that will be aborted and a UR response is sent.
	- $-$  An "Timeout Abort" response is sent on the Intel® QuickPath Interconnect at the expiry of every 48 ms from the time the request has been first sent on PCI Express until the request has been retired.
- When configuration retry software visibility is enabled via the root control register:
	- The reissue rules as stated previously apply to all configuration transactions, except for configuration reads to vendor ID field at DWORD offset 0x0. When a CRS response is received on a configuration read to VendorID field at word address 0x0, IOH completes the transaction normally with a value of 0x01 in the data field and all 1s in any other bytes included in the read. Refer to *PCI Express Base Specification, Revision 1.1 and post 1.1 Erratas and EC\*'s* for more details.
- *Note:* An IOH-aborted configuration transaction is treated as if the transaction returned a UR status on PCI Express, except that the associated PCI header space status and the AER status/log registers are not set.



# **5.4.3 Inbound PCI Express Messages Supported**

[Table 5-3](#page-92-0) lists all inbound messages that IOH supports receiving on a PCI Express downstream port (does not include ESI messages). In a given system configuration, certain messages are not applicable being received inbound on a PCI Express port. They will be called out as appropriate.

#### <span id="page-92-0"></span>**Table 5-3. Incoming PCI Express\* Message Cycles**



# **5.5 Outbound Transactions**

This section describes the IOH behavior towards outbound transactions. Throughout the rest of the chapter, outbound refers to the direction from processor towards I/O.

### **5.5.1 Memory, I/O and Configuration Transactions Supported**

The IOH generates the outbound memory, I/O and configuration transactions listed in [Table 5-4.](#page-93-0)



#### <span id="page-93-0"></span>**Table 5-4. Outgoing PCI Express\* Memory, I/O and Configuration Request/Completion Cycles**



# **5.5.2 Lock Support**

For legacy PCI functionality, the IOH supports bus locks through an explicit sequence of events. The IOH can receive a locked transaction sequence on the Intel QuickPath Interconnect interface directed to a PCI Express port.

# **5.5.3 Outbound Messages Supported**

[Table 5-5](#page-93-1) provides a list of all the messages supported by the IOH as an initiator on a PCI Express port.

### <span id="page-93-1"></span>**Table 5-5. Outgoing PCI Express Message Cycles**



#### **5.5.3.1 Unlock**

This message is transmitted by the IOH at the end of a lock sequence. This message is transmitted regardless of whether PCI Express lock was established or whether the lock sequence terminated in an error.



### <span id="page-94-0"></span>**5.5.3.2 EOI**

EOI messages will be multicast from the Intel QuickPath Interconnect to all the PCI Express interfaces/ESI ports that have an APIC below them. Presence of an APIC is indicated by the EOI enable bit (refer to [Chapter 21](#page-276-0)). This ensures that the appropriate interrupt controller receives the end-of-interrupt.

# **5.6 32-/64-Bit Addressing**

For inbound and outbound memory reads and writes, the IOH supports the 64-bit address format. If an outbound transaction's address is less than 4 GB, the IOH will issue the transaction with a 32-bit addressing format on PCI Express. Only when the address is greater than 4 GB will the IOH initiate transactions with 64-bit addressing format. Refer to [Chapter 7](#page-114-0) for details of addressing limits imposed by the Intel<sup>®</sup> QuickPath Interconnect and the resultant address checks that IOH does on PCI Express packets it receives.

# **5.7 Transaction Descriptor**

The *PCI Express Base Specification,* Revision 2.0 defines a field in the header called the Transaction Descriptor. This descriptor comprises three sub-fields:

- Transaction ID
- Attributes
- Traffic class



# **5.7.1 Transaction ID**

The Transaction ID uniquely identifies every transaction in the system. The Transaction ID comprises four sub-fields described in [Table 5-6](#page-95-0). The table provides details on how this field in the PCI Express header is populated by the IOH:

#### <span id="page-95-0"></span>**Table 5-6. PCI Express Transaction ID Handling**



*Note:* Follow the TransactionID rules outlined in the table above for compliance to features like Intel VT-d and DCA.



# **5.7.2 Attributes**

PCI Express supports two attribute hints described in [Table 5-7.](#page-96-0) This table describes how the IOH populates these attribute fields for requests and completions it generates.

#### <span id="page-96-0"></span>**Table 5-7. PCI Express Attribute Handling**



*Notes:*

1. Refer to the [Chapter 3](#page-32-0) for how the IOH uses these attributes for performance optimizations.

# **5.7.3 Traffic Class**

The IOH does not optimize based on traffic class. IOH can receive a packet with TC equal not to 0 and treat the packet as if it were TC equal to 0 from an ordering perspective. IOH forwards the TC field as-is on peer-to-peer requests and also returns the TC field from the original request on the completion packet sent back to the device.

# **5.8 Completer ID**

The CompleterID field is used in PCI Express completion packets to identify the completer of the transaction. The CompleterID comprises three sub-fields described in [Table 5-8.](#page-96-1)

#### <span id="page-96-1"></span>**Table 5-8. PCI Express CompleterID Handling**





# **5.9 Miscellaneous Information**

### **5.9.1 Number of Outbound Non-Posted Requests**

Each x4 PCI Express link supports up to two outstanding non-posted outbound transactions issued by the processors. Each x8 link supports up to four and x16 supports up to eight outstanding non-posted transactions.

### **5.9.2 MSIs Generated from Root Ports and Locks**

Once lock has been established on the Intel QuickPath Interconnect, the IOH cannot send any requests on the Intel QuickPath Interconnect, including MSI transactions generated from the root port of the PCI Express port that is locked.

### **5.9.3 Completions for Locked Read Requests**

Both LkRdCmp and RdCmp completion types can terminate a locked or non-locked read request.

# **5.10 PCI Express RAS**

The IOH supports the PCI Express Advanced Error Reporting (AER) capability. Refer to *PCI Express Base Specification,* Revision 2.0 for details.

### **5.10.1 ECRC Support**

The IOH does not support the PCI Express end-to-end CRC (ECRC) feature. The IOH ignores and drops ECRC on all incoming packets and does not generate ECRC on any outgoing packet.

# **5.10.2 Completion Time-Out**

For all non-posted requests that the IOH issues on PCI Express or ESI, IOH maintains a timer that times the max completion time for that request.

IOH follows the time-out mechanism ECN that is currently being proposed in the PCI Express Base Specification. The ECN provides a way for the OS to select a coarse range for the timeout value. The IOH then chooses a final value of the timeout within each coarse range. The timeout value is programmable from 50 ms all the way up to 64 seconds. Refer to [Chapter 21](#page-276-0) for details and additional control that the IOH provides for the 17 second to 64 second timeout range.

Refer to the [Chapter 16](#page-204-0) for details of responses returned by the IOH to various interfaces on a completion time-out event. AER-required error logging and escalation happen as well. In addition to the AER error logging, the IOH also sets the locked read time-out bit in the Miscellaneous Control and Status Register if the completion time-out happened on a locked read request. See the [Chapter 21](#page-276-0) for details.



# **5.10.3 Data Poisoning**

The IOH supports forwarding of poisoned data among its interfaces.

The IOH provides an optional mode where poisoned data is never sent out on PCI Express; any packet with poisoned data is dropped by the IOH and generate an error. See the [Chapter 16](#page-204-0) for details

# **5.10.4 Role-Based Error Reporting**

The IOH supports the new role-based error reporting feature being amended to the PCI Express base specification 1.1. Details of how the IOH handles various error cases under this role-based error reporting scheme are as follows.

A Poisoned TLP received on peer-to-peer packets is treated as an *advisory* non-fatal error condition. that is, ERR\_COR is signaled and the poisoned information propagated peer-to-peer.

Poisoned TLP on packets destined for internal devices of the IOH are treated, from a PCI Express interface error reporting perspective, as a *normal,* non-fatal error condition.

Poisoned TLP on packets destined towards DRAM, or poisoned TLP packets that target the interrupt address range, are forwarded to the Intel QuickPath Interconnect with the poison bit set, provided the Intel QuickPath Interconnect interface is enabled to set the poisoned bit via QPIPC[12]. In such a case the received poisoned TLP condition is treated as *advisory* non-fatal error on the PCI Express interface. If that bit is not set, the IOH treats the received poisoned TLP condition as a *normal,* non-fatal error. The packet is dropped if it is a posted transaction. A "master abort" response is sent on the Intel<sup>®</sup> QuickPath Interconnect if the poisoned TLP received was for an outstanding nonposted request.

When the IOH times out, or receives a UR/CA response on a request outstanding on PCI Express, it does not attempt recovery in hardware. Also, it would treat the completion time-out condition as a *normal,* non-fatal error condition. UR/CA received does not cause an error escalation.

# **5.11 Link Layer Specifics**

### **5.11.1 Ack/Nak**

The Data Link layer is responsible for ensuring that TLPs are successfully transmitted between PCI Express agents. PCI Express implements an Ack/Nak protocol to accomplish this. Every TLP is decoded by the Physical layer (8b/10b) and forwarded to the Link layer. The CRC code appended to the TLP is then checked. If this comparison fails, the TLP is retried. Refer to [Section 5.11.2](#page-99-0) for details.

If the comparison is successful, an Ack is issued back to the transmitter and the packet is forwarded for decoding by the receiver's Transaction layer. The PCI Express protocol allows that Acks can be combined and the IOH implements this as an efficiency optimization.

Generally, Naks are sent as soon as possible. Acks, however, will be returned based on a timer policy such that when the timer expires, all unacknowledged TLPs to that point are Acked with a single Ack DLLP. The timer is programmable.



# <span id="page-99-0"></span>**5.11.2 Link Level Retry**

The *PCI Express Base Specification,* Revision 2.0 lists all the conditions where a TLP gets Nak'd. One example is on a CRC error. The Link layer in the receiver is responsible for calculating 32 bit CRC (using the polynomial defined in *PCI Express Base Specification,* Revision 2.0) for incoming TLPs and comparing the calculated CRC with the received CRC. If they do not match, then the TLP is retried by Nak'ing the packet with a Nak DLLP specifying the sequence number of the corrupt TLP. Subsequent TLPs are dropped until the reattempted packet is observed again.

When the transmitter receives the Nak, it is responsible for retransmitting the TLP specified with the Sequence number in the  $DLLP + 1$ . Furthermore, any TLPs sent after the corrupt packet will also be resent since the receiver has dropped any TLPs after the corrupt packet.

### **5.11.2.1 Retry Buffer**

The IOH transmitter retry buffer is designed such that under normal conditions there is no performance degradation. Unless there is a CRC error at the receiver, the transmitter will never back up (at Gen2 speeds) due to insufficient room in the retry buffer. The following environment is assumed:

- $\cdot$  3 m of cable  $+25$ " FR4 total
- Two repeaters
- Four connectors

# **5.11.3 Ack Time-Out**

Packets can get "lost" if the packet is corrupted such that the receiver's Physical layer does not detect the framing symbols properly. Frequently, lost TLPs are detectable with non-linearly incrementing sequence numbers. A time-out mechanism exists to detect (and bound) cases where the *last* TLP packet sent (over a long period of time) was corrupted. A replay timer bounds the time a retry buffer entry waits for an Ack or Nak. Refer to the *PCI Express Base Specification,* Revision 2.0 for details on this mechanism.

### **5.11.4 Flow Control**

The PCI Express flow control types are described in following tables.

#### <span id="page-99-1"></span>**Table 5-9. PCI Express Credit Mapping for Inbound Transactions (Sheet 1 of 2)**





#### **Table 5-9. PCI Express Credit Mapping for Inbound Transactions (Sheet 2 of 2)**



Every PCI Express device tracks the above six credit types for both itself and the interfacing device. The rules governing flow control are described in *PCI Express Base Specification,* Revision 2.0.

*Note:* The credit advertisement in [Table 5-9](#page-99-1) does not necessarily imply the number of *outstanding* requests to memory.

> The IOH keeps a pool of credits that are allocated between the ports based on their partitioning. For example, assume the NPRH credit pool is N for the x8 port. If this port is partitioned as two x4 ports, the credits advertised are N/2 per port.

#### **Table 5-10. PCI Express Credit Mapping for Outbound Transactions**



#### **5.11.4.1 Flow Control Credit Return by IOH**

After reset, credit information is initialized with the values indicated in [Table 5-9](#page-99-1) by following the flow control initialization protocol defined in the *PCI Express Base Specification,* Revision 2.0. Since the IOH supports only VC0, only this channel is initialized. As a receiver, the IOH is responsible for updating the transmitter with flow control credits as the packets are accepted by the Transaction Layer. Credits will be returned as follows:

• If infinite credits advertised, there are no flow control updates for that credit class, as per the *PCI Express Base Specification,* Revision 2.0



- For non-infinite credits advertised, the IOH will send flow control updates if none were sent previously, for example, after 28 usec (to comply with the specification's 30 usec requirement). This 28 us is programmable down to 6 us.
- If, and only when, there are credits to be released, the IOH will wait for a configurable/programmable number of cycles (in the order of 30-70 cycles) before the flow control update is sent. This is done on a per flow-control credit basis. This mechanism ensures that credits updates are not sent when there is no credit to be released.

### **5.11.4.2 Flow Control Update DLLP Time-Out**

IOH supports the optional flow control update DLLP time-out timer.

# **5.12 Power Management**

IOH does not support the beacon wake method on PCI Express. IOH supports Active State Power Management (ASPM) transitions into L0s and L1 state. Also, IOH supports the D0 and D3hot power management states per PCI Express port and also supports a wake event from these states on a PCI Express hot-plug event. In D3hot, IOH will master abort all configuration TX targeting the PCI Express link.

# **5.13 Enterprise South Bridge Interface (ESI)**

The Enterprise South Bridge Interface (legacy port) in the IOH is responsible for sending and receiving packets/commands to legacy components in the system like the ICH. PCI Express link and uses the same physical/link layers as described in the PCI Express Chapter.

Features:

- The ESI port supports x4, x2 and x1 and the width is auto-negotiated at power-on.
- Port bifurcation is NOT supported on ESI i.e. the ESI port is always negotiated as one single port.
- Downgrading is supported from x4 to x2 and x1. Lane reversal is also supported.
- The IOH only supports Gen1 speed.

### **5.13.1 ESI Port as a PCI Express Gen1 Port**

When the LEGACYIOH strap is set to "0" and FWAGNT\_ESIMODE strap is set to "1", the ESI port will work as a Gen1 PCI Express port.

### **5.13.2 Configuration Retry Completion**

The IOH handles configuration retry from ESI similar to configuration retry from PCI Express. Refer to [Section 5.4.2](#page-91-0) for details of how a PCI Express port handles configuration retry completions.

### **5.13.3 Inbound Transactions**

This section reviews transactions that are supported by IOH coming in from the ESI interface.



#### **5.13.3.1 Memory, I/O and Configuration Transactions Supported**

[Table 5-11](#page-102-0) lists the memory, I/O and Configuration transactions in the ESI port which are expected to be received by the IOH.

#### <span id="page-102-0"></span>**Table 5-11. Incoming ESI Memory, I/O and Configuration Requests/Completions**



#### **5.13.3.2 Messages Supported**

[Table 5-12](#page-102-1) below lists all messages that are supported by IOH inbound from ESI.

#### <span id="page-102-1"></span>**Table 5-12. Incoming ESI Messages**



#### **5.13.3.3 Configuration Retry Completion**

IOH handles configuration retry from ESI similar to configuration retry from PCI Express. Refer to [Section 5.4.2, "Configuration Retry Completions" on page 92](#page-91-0) for details of how an Express port handles configuration retry completions.

### **5.13.4 Outbound Transactions**

This section describes outbound transactions supported by the IOH on the ESI link.



### **5.13.4.1 Outbound Memory, I/O and Configuration Transactions Supported**

[Table 5-13](#page-103-0) lists the outbound memory, I/O and Configuration requests and completions supported by the IOH on ESI.

#### <span id="page-103-0"></span>**Table 5-13. Outgoing ESI Memory, I/O and Configuration Requests/Completions**



#### **5.13.4.2 Outbound Messages Supported**

[Table 5-14](#page-103-1) lists all outbound messages supported by the IOH on ESI.

#### <span id="page-103-1"></span>**Table 5-14. Outgoing ESI Messages (Sheet 1 of 2)**







#### **Table 5-14. Outgoing ESI Messages (Sheet 2 of 2)**

#### **5.13.4.3 Lock Support**

For legacy PCI functionality, the IOH supports bus locks to the ESI port.

#### **5.13.4.4 PHOLD Support**

The IOH supports the PHOLD protocol. This protocol is used for legacy ISA devices which do not allow the possibility for being both a master and a slave device simultaneously. Example devices that use the PHOLD protocol are legacy floppy drives, and so on.

#### **5.13.4.5 PHOLD/PHOLDA**

A PHOLD regime is established when IOH issues an Assert\_PHLDA message to ESI and is terminated when the IOH receives a Deassert PHLD message on ESI. The IOH will not send posted or non-posted requests to ESI port during a PHOLD regime and will only allow downstream completions. All non-posted peer-to-peer traffic should be disabled during the PHOLD regime to avoid deadlock situations within IOH.

### **5.13.4.6 ICH Behavior**

Once ICH has sent an Assert\_PHLD message, it will not send a Deassert\_PHLD message until the IOH has sent an Assert\_PHLDA message.



### **5.13.4.6.1 Intel® QuickPath Interconnect Lock Request**

When the IOH receives an Assert\_PHLD message on ESI, it will generate a request to lock arbiter.

#### **5.13.4.6.2 Block All Sources of Transactions**

Once the Intel QuickPath Interconnect lock is established, the IOH flushes the queues and sends an Assert\_PHLDA message to ICH on the ESI.

### **5.13.5 64-Bit Addressing**

For processor and peer-to-peer writes and reads, the IOH supports 64-bit address format on the ESI to and from the ICH.

### **5.13.6 Transaction Descriptor**

The Transaction Descriptor comprises three sub-fields:

- Transaction ID
- Attributes
- Traffic Class

#### **5.13.6.1 Transaction ID**

The Transaction ID uniquely identifies every transaction in the system. The Transaction ID comprises four sub-fields described in [Table 5-15, "ESI Transaction ID Handling".](#page-106-0)



#### <span id="page-106-0"></span>**Table 5-15. ESI Transaction ID Handling**

*Notes:*

1. The IOH never uses non-unique tag as requester on ESI.

#### **5.13.6.2 Attributes**

ESI supports two attribute hints described in [Table 5-16](#page-106-1).

#### <span id="page-106-1"></span>**Table 5-16. ESI Attribute Handling**



The IOH supports ESI virtual channels VC0, VC1, and VCp.



# **5.13.7 Completer ID**

The CompleterID field is used in ESI completion packets to identify the completer of the transaction. The CompleterID comprises three sub-fields described in [Table 5-17.](#page-107-0) The table provides details on how this field is populated by the IOH for completions it generates to ESI.

#### <span id="page-107-0"></span>**Table 5-17. ESI CompleterID Handling**



# **5.14 Flow Control Credits Advertised on ESI**

The ESI port flow control credits advertised are described in [Table 5-18.](#page-107-1)

#### <span id="page-107-1"></span>**Table 5-18. ESI Credit Mapping**



**§**


# **6 Ordering**

# **6.1 Introduction**

The IOH spans two different ordering domains: one that adheres to Producer-Consumer ordering (PCI Express) and one that is completely unordered (Intel QuickPath Interconnect). One of the primary functions of the IOH is to ensure that the Producer-Consumer ordering model is maintained in the unordered, Intel QuickPath Interconnect domain.

This section describes the rules that are required to ensure that both PCI Express and Intel QuickPath Interconnect ordering is preserved. Throughout this chapter, the following terms are used:



#### **Table 6-1. Ordering Term Definitions**



# **6.2 Inbound Ordering Rules**

Inbound transactions originate from PCI Express and target main memory. In general, the IOH forwards inbound transactions in FIFO order. There are exceptions to this under certain situations. For example, PCI Express requires that read completions are allowed to pass stalled read requests. This forces any read completions to bypass any reads which might be back pressured on the Intel QuickPath Interconnect. Sequential, nonposted requests are not required to be completed in the order they were requested.<sup>1</sup>

Inbound writes cannot be posted beyond the PCI Express ordering domain. The posting of writes relies on the fact that the system maintains a certain ordering relationship. Since the IOH cannot post inbound writes beyond the PCI Express ordering domain, the IOH must wait for snoop responses before issuing subsequent, order-dependent transactions.

Each of the Intel QuickPath Interconnect ports have no ordering relationship to each other. The IOH relaxes ordering between different PCI Express ports (aside from the peer-to-peer restrictions below).

## <span id="page-109-0"></span>**6.2.1 Inbound Ordering Requirements**

In general, there are no ordering requirements between transactions received on different PCI Express interfaces. However, the rules below apply to inbound transactions received on the same interface.

- Rule 1. Outbound non-posted read and non-posted write completions must be allowed to progress past stalled inbound non-posted requests.
- Rule 2. Inbound posted write requests and messages must be allowed to progress past stalled inbound non-posted requests.
- Rule 3. Inbound posted write requests, inbound messages, inbound read requests, outbound non-posted read and outbound non-posted write completions cannot pass enqueued inbound posted write requests. The Producer - Consumer model prevents read requests, write requests, and non-posted read or non-posted write completions from passing write requests. Refer to *PCI Local Bus Specification*, Revision 2.3 for details on the Producer - Consumer ordering model.
- Rule 4. Outbound non-posted read or outbound non-posted write completions must push ahead *all* prior inbound posted transactions from that PCI Express port.
- Rule 5. The IOH is unaware of which destination I/O bus (for example, PCI- $X^*$  on the PXH) the read completion comes for outbound transactions. Therefore, the IOH prevents forwarding the read or non-posted write completion to the Intel QuickPath Interconnect until all currently enqueued inbound writes are complete (independent of the VC value).
- Rule 6. Inbound, coherent, posted writes will issue requests for ownership (RFO) without waiting for prior ownership requests to complete. Local-local address conflict checking still applies.
- Rule 7. Inbound messages follow the same ordering rules as inbound posted writes (FENCE messages have their own rules). Similarly to inbound posted writes, reads should push these commands ahead.

<sup>1.</sup> The ESI interface has exceptions to this rule specified in [Section 6.2.1.](#page-109-0)



Rule 8. If an inbound read completes with multiple sub-completions (for example, a cache line at a time), those sub-completions must be returned on PCI Express in linearly increasing address order.

The above rules apply whether the transaction is coherent or non-coherent. Some regions of memory space are considered non-coherent (for example, the Don't Snoop attribute is set). The IOH will order all transactions regardless of its destination.

Rule 9. For PCI Express ports, different read requests should be completed without any ordering dependency. For the ESI interface, however, all read requests with the same Tag must be completed in the order that the respective requests were issued.

Different read requests issued on a PCI Express interface should be completed in any order. This attribute is beneficial for the Intel Xeon processor 7500 series-based platform and Intel Itanium processor 9300 series-based platform where the Intel QuickPath Interconnect is an unordered, multipath interface. However, the read completion ordering restriction on ESI implies that the IOH must guarantee stronger ordering on that interface.

## **6.2.2 Special Ordering Relaxations**

The *PCI Express Base Specification*, Revision 1.0a specifies that reads do not have any ordering constraints with other reads. Therefore if one read is blocked (on either Intel® QuickPath Interconnect or PCI Express) then subsequent reads will proceed. An example of why a read would be blocked is the case of an Intel QuickPath Interconnect address conflict. Under such a blocking condition, subsequent transactions are allowed to proceed until the blocking condition is cleared.

PCI Express allows inbound write requests to pass outbound read and outbound nonposted write completions. For peer-to-peer traffic, this optimization allows writes to memory to make progress while a PCI Express device is making long read requests to a peer device on the same interface.

## **6.2.2.1 PCI Express\* Relaxed Ordering**

The relaxed ordering attribute (RO) is a bit in the header of every PCI Express packet and relaxes the ordering rules such that:

- Posted requests with RO set can pass other posted requests.
- Non-posted completions with RO set can pass posted requests.

The IOH relaxes write ordering for non-coherent, DRAM write transactions with this attribute set. The IOH does not relax the ordering between read completions and outbound posted transactions.

With the exception of peer-to-peer requests, the IOH clears the relaxed ordering for outbound transactions received from the Intel QuickPath Interconnect interface. For local transaction, the attribute is preserved for both requests and completions.

# **6.3 Outbound Ordering Rules**

Outbound transactions through the IOH are memory, I/O or configuration read/write transactions originating on an Intel QuickPath Interconnect interface destined for a PCI Express or ESI device. Subsequent outbound transactions with different destinations



have no ordering requirements between them. Multiple transactions destined for the same outbound port are ordered according to the ordering rules specified in *PCI Express Base Specification,* Revision 2.0.

*Note:* On the Intel QuickPath Interconnect, non-coherent writes are not considered complete until the IOH returns a Cmp for the NcWr transaction. On PCI Express and ESI interfaces, memory writes are posted. The IOH returns this completion once the write is guaranteed to meet the PCI Express ordering rules and is part of the "ordered domain". For outbound writes that are non-posted in the PCI Express domain (for example, I/O and configuration writes), the target device will post the completion.

## <span id="page-111-0"></span>**6.3.1 Outbound Ordering Requirements**

There are no ordering requirements between outbound transactions targeting different outbound interfaces. For deadlock avoidance, the following rules must be ensured for outbound transactions targeting the same outbound interface:

- Rule 1. Inbound non-posted completions must be allowed to progress past stalled outbound non-posted requests.
- Rule 2. Outbound posted requests must be allowed to progress past stalled outbound non-posted requests.
- Rule 3. Outbound non-posted requests and inbound completions cannot pass enqueued outbound posted requests.

The Producer - Consumer model prevents read requests, write requests, and read completions from passing write requests. Refer to *PCI Local Bus Specification*, Revision 2.3 for details on the Producer - Consumer ordering model.

Rule 4. If a non-posted inbound request requires multiple sub-completions, those sub-completions must be delivered on PCI Express in linearly addressing order.

> This rule is a requirement of the PCI Express protocol. For example, if the IOH receives a request for 4 KB on the PCI Express interface and this request targets the Intel QuickPath Interconnect port (main memory), the IOH splits up the request into multiple 64 B requests. Since the Intel QuickPath Interconnect is an unordered domain, it is possible that the IOH receives the second cache line of data before the first. Under such unordered situations, the IOH must buffer the second cache line until the first one is received and forwarded to the PCI Express requester.

Rule 5. If a configuration write transaction targets the IOH, the completion must not be returned to the requester until after the write has actually occurred to the register.

> Writes to configuration registers could have side-effects and the requester expects that it has taken effect prior to receiving the completion for that write. The IOH will not respond to the configuration write until after the register is actually written (and all expected side-effects have completed).

## **6.3.2 Hinted Peer-to-Peer**

There are no specific IOH requirements for hinted peer-to-peer since PCI ordering is maintained on each PCI Express port.

## **6.3.3 Local Peer-to-Peer**

Local peer-to-peer transactions flow through the same inbound ordering logic as inbound memory transactions from the same PCI Express port. This provides a serialization point for proper ordering.



When the inbound ordering logic receives a peer-to-peer transaction, the ordering rules require that it must wait until all prior inbound writes from the same PCI Express port are completed on the Intel QuickPath Interconnect interface. Local peer-to-peer write transactions complete when the outbound ordering logic for the target PCI Express port receives the transaction and returns the completion to the initiating IOH. Local peer-topeer read transactions are completed by the target device.

# **6.4 Interrupt Ordering Rules**

SAPIC and IOxAPIC interrupts are either directed to a single processor or broadcast to multiple processors. The IOH treats interrupts as posted transactions. This enforces that the interrupt will not be observed until after all prior inbound writes are flushed to their destinations. For broadcast interrupts, order-dependent transactions received after the interrupt must wait until all interrupt completions are received by the IOH.

Interrupts are treated as posted transactions; therefore the ordering rule that read completions push interrupts naturally applies. For example:

- An interrupt generated by a PCI Express interface must be ordered with read completions from configuration registers within that same PCI Express root port.
- Read completions from the integrated IOxAPIC's registers (configuration and memory-mapped I/O space) must push all interrupts generated by the integrated IOxAPIC.
- Read completions from the Intel VT-d registers must push all interrupts generated by the Intel VT-d logic (for example, an error condition). Intel Xeon processor 7500 series-based platform only.

## **6.4.1 SpcEOI Ordering**

When a processor receives an interrupt, it will process the interrupt routine. The processor will then clear the I/O card's interrupt by writing to that I/O device's register. The EOI request is treated as an outbound posted transaction with regard to ordering rules.

## **6.4.2 SpcINTA Ordering**

The legacy 8259 controller can interrupt a processor through a virtual INTR pin (virtual legacy wire). The processor responds to the interrupt by sending an interrupt acknowledge transaction reading the interrupt vector from the 8259 controller. After reading the vector, the processor will jump to the interrupt routine.

The Intel QuickPath Interconnect implements an IntAck message to read the interrupt vector from the 8259 controller. With respect to ordering rules, the Intr\_Ack message (always outbound) is treated as a posted request. The completion returns to the IOH on ESI as an Intr\_Ack\_Reply (also posted). The IOH translates this into a completion for the Intel<sup>®</sup> QuickPath Interconnect Intr\_Ack message.

# **6.5 Configuration Register Ordering Rules**

The IOH implements legacy PCI configuration registers. These registers are accessed with NcCfgRd and NcCfgWr transactions (using PCI Bus, Device, Function) received on the Intel QuickPath Interconnect interface.



**Ordering**

For PCI configuration space, the ordering requirements are the same as standard, nonposted configuration cycles on PCI. Refer to [Section 6.2.1](#page-109-0) and [Section 6.3.1](#page-111-0) for details. Furthermore, on configuration writes to the IOH the completion is returned by the IOH only after the data is actually written into the register.

# **6.6 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d) Ordering Exceptions**

The transaction flow to support the address remapping feature of Intel® Virtualization Technology (Intel<sup>®</sup> VT) for Directed I/O (Intel<sup>®</sup> VT-d) requires that the IOH reads from an address translation table stored in memory. This table read has the added ordering requirement that it must be able to pass all other inbound non-posted requests (including non-table reads). If not for this bypassing requirement, there would be an ordering dependence on peer-to-peer reads resulting in a deadlock.

**§**



# **7 System Address Map**

This chapter provides a basic overview of the system address map and describes how the IOH comprehends and decodes the various regions in the system address map. The term "IOH" in this chapter refers to the IOH in multiprocessor End Point and multiprocessor Route-Through modes. This chapter does not provide the full details of the Intel Xeon processor 7500 series based and Intel Itanium processor 9300 series-based platform system address spaces as viewed by software and it also does not provide the details of processor address decoding.

The IOH supports the full 51 bits [50:0] of memory addressing on its Intel QuickPath Interconnect interface. The IOH also supports receiving and decoding 64 bits of address from PCI Express. Memory transactions received from PCI Express that go above the top of physical address space supported on Intel QuickPath Interconnect (which is dependent on the Intel QuickPath Interconnect profile but is always less than or equal to 2^51 for the IOH) are reported as errors by IOH. The IOH as a requester would never generate requests on PCI Express with any of address bits 63 to 51 set. For packets the IOH receives from Intel QuickPath Interconnect and for packets the IOH receives from PCI Express that fall below the top of Intel QuickPath Interconnect physical address space, the upper address bits from top of Intel QuickPath Interconnect physical address space up to bit 63 must be considered as 0s for target address decoding purposes. The IOH always performs full 64-bit target address decoding.

The IOH supports 16 bits of I/O addressing on its Intel QuickPath Interconnect interface. The IOH also supports receiving and decoding the full 32 bits of I/O address from PCI Express. I/O requests received from PCI Express that are beyond 64 KB are reported as errors by the IOH. The IOH as a requester would never generate I/O requests on PCI Express with any of address bits 31 to 16 set.

The IOH supports PCI configuration addressing up to 256 buses, 32 devices per bus and 8 functions per device. A single grouping of 256 buses, 32 devices per bus and 8 functions per device is referred to as a PCI *segment*. Intel Xeon processor 7500 series and Intel Itanium processor 9300 series source decoder supports multiple PCI segments in the system. However, all configuration addressing within an IOH and hierarchies below an IOH must be within one segment. The IOH does not support being in multiple PCI segments.

# **7.1 Memory Address Space**

[Figure 7-1](#page-115-0) shows the Intel Xeon processor 7500 series-based platform and Intel Itanium processor 9300 series-based platform system memory address spaces. There are three basic regions of memory address space in the system: address below 1 MB, address between 1 MB and 4 GB, and address above 4 GB. These regions are described in the following sections.

Throughout this section, there will be references to the *subtractive decode port*. It refers to the port of the IOH that is attached to a legacy ICH or provides a path towards the legacy ICH. This port is also the recipient of all addresses that are not positively decoded towards any PCI Express device or towards memory.





**Figure 7-1. System Address Map**

<span id="page-115-0"></span>



## **7.1.1 System DRAM Memory Regions**



These address ranges are always mapped to system DRAM memory, regardless of the system configuration. The top of main memory below 4 G is defined by the Top of Low Memory (TOLM). Memory between 4 GB and TOHM is extended system memory. Since the platform may contain multiple processors, the memory space is divided amongst the CPUs. There may be memory holes between each processor's memory regions. These system memory regions are either coherent or non-coherent. A set of range registers in the IOH define a non-coherent memory region (NcMem.Base/NcMem.Limit) within the system DRAM memory region shown above. System DRAM memory region outside of this range but within the DRAM region shown in table above is considered coherent.

For inbound transactions, the IOH positively decodes these ranges via a couple of software programmable range registers. For outbound transactions, it would be an error for IOH to receive non-coherent accesses to these addresses from Intel QuickPath Interconnect. However, the IOH does not explicitly check for this error condition and simply forwards such accesses to the subtractive decode port, if one exists downstream, by virtue of subtractive decoding.

## **7.1.2 VGA/SMM and Legacy C/D/E/F Regions**

[Figure 7-2](#page-116-0) shows the memory address regions below 1 MB. These regions are legacy access ranges.



## <span id="page-116-0"></span>**Figure 7-2. VGA/SMM and Legacy C/D/E/F Regions**



## **7.1.2.1 VGA/SMM Memory Space**



This legacy address range is used by video cards to map a frame buffer or a characterbased video buffer. By default, accesses to this region are forwarded to main memory by the processor. However, once firmware figures out where the VGA device is in the system, it sets up the processor's source address decoders to forward these accesses to the appropriate IOH. If the VGAEN bit is set in the IOH PCI bridge control register (BCR) of a PCI Express port, then transactions within the VGA space (defined above) are forwarded to the associated port, regardless of the settings of the peer-to-peer memory address ranges of that port. If none of the PCI Express ports have the VGAEN bit set (note that per the IOH address map constraints the VGA memory addresses cannot be included as part of the normal peer-to-peer bridge memory apertures in the root ports), then these accesses are forwarded to the subtractive decode port. Also refer to the *PCI-PCI Bridge 1.2 Specification* for further details on the VGA decoding. Note that only one VGA device may be enabled per system partition. The VGAEN bit in the PCIe bridge control register must be set only in one PCI Express port in a system partition. The IOH does not support the MDA (monochrome display adapter) space independent of the VGA space.

The VGA memory address range can also be mapped to system memory in SMM. The IOH is totally transparent to the workings of this region in the SMM mode. All outbound and inbound accesses to this address range are always forwarded to the VGA device of the partition, by the IOH. Refer to the [Table 7-4](#page-130-0) and [Table 7-5](#page-131-0) for further details of inbound and outbound VGA decoding.

For IOH based platforms, at boot time, the VGA port must be in the legacy IOH and can not be in any non-legacy IOH. Because legacy IO ranges are decoded only by the Legacy IOH, during BIOS boot and until the driver loads in the OS, the device must be used behind the non-legacy IOH. This is because the Legacy IO ranges are used to communicate to the device during initial boot. Once an OS level driver loads, the driver may know how to talk to the device using non-legacy resources. At that point, video behind a non-legacy IOH should work if a driver is loaded that supports that functionality and addressing.

## **7.1.2.2 C/D/E/F Segments**

The E/F region could be used to address DRAM from an I/O device (processors have registers to select between addressing bios flash and dram). IOH does not explicitly decode the E/F region in the outbound direction and relies on subtractive decoding to forward accesses to this region to the legacy ICH. IOH does not explicitly decode inbound accesses to the E/F address region. It is expected that the DRAM low range that IOH decodes will be setup to cover the E/F address range. By virtue of that, the IOH will forward inbound accesses to the E/F segment to system DRAM. If it is necessary to block inbound access to these ranges, the Generic Memory Protection Ranges could be used.

C/D region is used in system DRAM memory for BIOS and option ROM shadowing. The IOH does not explicitly decode these regions for inbound accesses. Software must program one of the system DRAM memory decode ranges that the IOH uses for inbound system memory decoding to include these ranges.



All outbound accesses to the C through F regions are first positively decoded against all valid targets' address ranges and if none match, these address are forwarded to the subtractive decode port of the IOH, if one exists; else it is an error condition.

The IOH will complete locks to this range, but cannot guarantee atomicity when writes and reads are mapped to separate destinations.

## **7.1.3 Address Region Between 1 MB and TOLM**

This region is always allocated to system DRAM memory. Software must set up one of the coarse memory decode ranges that IOH uses for inbound system memory decoding to include this address range. The IOH will forward inbound accesses to this region to system memory (unless any of these access addresses fall within a protected dram ranges protected as described in [Chapter 7, "Protected System DRAM Regions"\)](#page-122-0). It would be an error for IOH to receive outbound accesses to an address in this region, other than snoop requests from Intel QuickPath Interconnect links. However, the IOH does not explicitly check for this error condition, and simply forwards such accesses to the subtractive decode port.

Any inbound access that decodes within one of the two coarse memory decode windows with no physical DRAM populated for that address will result in a master abort response on PCI Express.

## **7.1.3.1 Relocatable TSeg**



These are system DRAM memory regions that are used for SMM/CMM mode operation. IOH would completer abort all inbound transactions that target these address ranges. IOH should not receive transactions that target these addresses in the outbound direction, but IOH does not explicitly check for this error condition but rather subtractively forwards such transactions to the subtractive decode port of the IOH, if one exists downstream.

The location (1 MB aligned) and size (from 512 KB to 8 MB) in IOH can be programmed by software.

## **7.1.4 Address Region from TOLM to 4 GB**

## **7.1.4.1 PCI Express Memory Mapped Configuration Space**

This is the system address region that is allocated for software to access the PCI Express Configuration Space. This region is relocatable below 4 GB by BIOS/firmware; the IOH has no explicit knowledge of this address range. All inbound and outbound accesses to this region are sent to the subtractive decode port of the IOH by virtue of subtractive decoding. It is the responsibility of software to make sure that this system address range is not included in any of the system DRAM memory ranges that the IOH decodes inbound. Otherwise, these addresses could potentially be sent to the processor by the IOH.



## **7.1.4.2 MMIOL**



This region is used for PCI Express device memory addressing below 4 GB. Each IOH in the system is allocated a portion of this address range; individual PCI Express ports within an IOH use sub-portions within that range. Each IOH has MMIOL address range registers (LMMIOL and GMMIOL) to support local peer-to-peer in the MMIOL address range. Refer to [Section 7.5](#page-125-0) for details of how these registers are used in the inbound and outbound MMIOL range decoding.

## **7.1.4.3 CPU CSR Memory Space**



This range is used to accommodate the CSR registers in the processors. The IOH should not receive any inbound transactions from its PCI Express ports towards this address range. If such inbound accesses occur, they are aborted and IOH returns a completer abort response. The IOH should not receive any outbound transactions from any Intel QuickPath Interconnect link to this address range. However, the IOH does not explicitly check for this error condition, and simply forwards these outbound transactions to the subtractive decode port, if one exists downstream. Refer to [Section 7.5.1](#page-125-1) for further details.

## **7.1.4.4 Miscellaneous (Misc)**

This region is used by the processor for miscellaneous functionality including an address range that software can write to generate interrupt messages on Intel QuickPath Interconnect, and so on. The IOH aborts all inbound accesses to this region. Outbound accesses to this region is not explicitly decoded by IOH and are forwarded to downstream subtractive decode port, if one exists; it is otherwise master aborted.



## **7.1.4.5 Processor Local CSR**



This region accommodates processor's local CSRs. The IOH will block all inbound accesses from PCI Express to this address region and return a completer abort response. Outbound accesses to this address range are not part of the normal programming model and the IOH subtractively sends such accesses to the subtractive decode port of the IOH, if one exists downstream (else, error).



## **7.1.4.6 I/OxAPIC Memory Space**



This is a 1 MB range used to map I/OxAPIC Controller registers. The I/OxAPIC spaces are used to communicate with I/OxAPIC interrupt controllers that may be populated in the downstream devices, such as PXH, and the IOH's integrated I/OxAPIC. The I/ OxAPIC space is divided among the IOHs in the system. Each IOH can be associated with an I/OxAPIC range. The range can be further divided by various downstream ports in the IOH and the integrated I/OxAPIC. Each downstream port in the IOH contains a Base/Limit register pair (APICBase/APICLimit) to decode its I/OxAPIC range. Addresses that fall within this range are forwarded to that port. Similarly, the integrated I/OxAPIC decodes its I/OxAPIC base address via the ABAR register (refer to [Chapter 21,](#page-276-0)  ["Configuration Register Space"](#page-276-0)). The range decoded via the ABAR register is a fixed size of 256B. Note that the integrated I/OxAPIC also decodes a standard PCI-style 32-bit BAR (located in the PCI defined BAR region of the PCI header space) that is 4 KB in size, called the MBAR register (refer to [Chapter 21, "Configuration Register Space"\)](#page-276-0). The MBAR register is provided so that the I/OxAPIC can be placed anywhere in the 4 G memory space.

Only outbound accesses are allowed to this FEC address range and also to the MBAR region. Inbound accesses to this address range return a completer abort response. Outbound accesses to this address range that are not positively decoded towards any one PCI Express port are sent to the subtractive decode port of the IOH. Refer to [Section 7.5.1, "Outbound Address Decoding"](#page-125-1) and [Section 7.5.2, "Inbound Address](#page-128-0)  [Decoding"](#page-128-0) for details of outbound address decoding to the I/OxAPIC space.

Accesses to the I/OxAPIC address region (APIC Base/APIC Limit) of each root port, are decoded by the IOH irrespective of the setting of the MemorySpaceEnable bit in the root port peer-to-peer bridge register.

## **7.1.4.7 HPET/Others**



This region covers the High performance event timers, and so on, in the ICH. All inbound/peer-to-peer accesses to this region are completer aborted by the IOH.

Outbound non-locked Intel QuickPath Interconnect accesses (that is, accesses that happen when Intel QuickPath Interconnect quiescence is not established) to the FED4 Oxxx region are converted by IOH before forwarding to legacy ESI port. All outbound Intel QuickPath Interconnect accesses (that is, accesses that happen after Intel QuickPath Interconnect quiescence has been established) to FED4\_0xxx range are aborted by non-IOH. Also IOH aborts all locked Intel QuickPath Interconnect accesses to the FED4 Oxxx range. Other outbound Intel QuickPath Interconnect accesses in the FEDx\_xxxx range, but outside of the FED4\_0xxx range are forwarded to legacy ESI port by virtue of subtractive decoding.



## **7.1.4.8 Local XAPIC**



The CPU Interrupt address space is used to deliver interrupts to the CPU(s). MSI from PCIe devices target this address and are forwarded as SpcInt messages to the CPU. Refer to [Chapter 8, "Interrupts"](#page-134-0) for details of interrupt routing.

The CPUs may also use this region to send inter-processor interrupts (IPI) from one processor to another. The IOH is never a recipient of such an interrupt. Inbound reads to this address are considered errors and are completed with an unsupported request response by the IOH. Outbound accesses to this address are also considered as errors. However, the IOH does not explicitly check for this error condition but simply forwards the transaction subtractively to its subtractive decode port, if one exists downstream.

## **7.1.4.9 Firmware**



This ranges starts at FF00\_0000 and ends at FFFF\_FFFF. It is used for BIOS/Firmware. Outbound accesses within this range are forwarded to the firmware hub devices. During boot initialization, IOH with firmware connected south of it will communicate this on all Intel QuickPath Interconnect ports so that CPU hardware can configure the path to firmware. The IOH does not support accesses to this address range inbound that is, those inbound transactions are aborted and a completer abort response is sent back.

## **7.1.5 Address Regions above 4 GB**

## **7.1.5.1 Memory Mapped I/O High (MMIOH)**



The high memory mapped I/O range is located above main memory. This region is used to map I/O address requirements above the 4 GB range. IOH in the system is allocated a portion of this system address region and within that portion, each PCI Express port use up a sub-range.

Each IOH has MMIOH address range registers (LMMIOH and GMMIOH) to support local and remote peer-to-peer in the MMIOH address range. Refer to [Section 7.5.1,](#page-125-1)  ["Outbound Address Decoding"](#page-125-1) and [Section 7.5.2, "Inbound Address Decoding"](#page-128-0) for details of inbound and outbound decoding for accesses to this region.

## **7.1.5.2 High System Memory**





This region is used to describe the address range of system memory above the 4 GB boundary. The IOH forwards all inbound accesses to this region to system memory (unless the requested addresses are also marked as protected. See [Chapter 21,](#page-276-0)  ["Configuration Register Space"\)](#page-276-0). A portion of the address range within this high system DRAM region could be marked non-coherent (via NcMem.Base/NcMem.Limit register) and the IOH treats them as non-coherent. All other addresses are treated as coherent (unless modified via the NS attributes on PCI Express). The IOH should not receive outbound accesses to this region. However, the IOH does not explicitly check for this error condition but rather subtractively forwards these accesses to the subtractive decode port of the IOH, if one exists downstream (else, error).

Software must set up this address range such that any recovered DRAM hole from below the 4 GB boundary, that might encompass a protected sub-region, is not included in the range.

#### **7.1.5.3 Privileged CSR Memory Space**



This region is used to block inbound access to processor CSRs. This region is located at the top of the Intel QuickPath Interconnect physical memory (TOCM) space which can be either 2^51, 2^46 or 2^41, depending on the Intel QuickPath Interconnect profile. This range is above the IOH's TOHM register and should not overlap with the MMIOH range; therefore, IOH should not positively decode this range and will abort any inbound accesses. IOH should not see any outbound accesses to this range. Refer to [Section 7.5.1.2, "FWH Decoding" f](#page-126-0)or more details of IOH decoding of this privileged CSR region.

#### **7.1.5.4 BIOS Notes on Address Allocation Above 4 GB**

Since the IOH supports only a single, contiguous address range for accesses to system memory above 4 G, BIOS must make sure that there is enough reserved space gap left between the top of high memory (TOHM) and the bottom of the MMIOH region, if memory hot add is required. This gap can be used to address hot added memory in the system and would fit the constraints imposed by IOH decode mechanism.

## <span id="page-122-0"></span>**7.1.6 Protected System DRAM Regions**

The IOH supports an address range for protecting various system DRAM regions that carry protected OS code or other proprietary platform information. The ranges are

- Intel VT-d protected high range
- Intel VT-d protected low range
- Intel Itanium processor 9300 series protected DRAM range/McSeg for Intel Xeon processors

The Intel VT-d protected ranges protect default page tables set up by Intel VT-d aware OS. There is one of these ranges for above and below 4G. These ranges can be disabled. Note that when these ranges are enabled, IOH protects these addresses regardless of whether translation is enabled or not. When translation is enabled, these ranges are specified in the HPA domain.



The IOH provides a 64-bit programmable address window for this purpose. All accesses that hit this address range are completer aborted by the IOH. This address range can be placed anywhere in the system address map and could potentially overlap one of the coarse DRAM decode ranges.

# **7.2 I/O Address Space**

There are four classes of I/O addresses that are specifically decoded by the IOH:

- 1. I/O addresses used for VGA controllers.
- 2. I/O addresses used for ISA aliasing
- 3. I/O addresses used for the PCI Configuration protocol CFC/CF8
- 4. I/O addresses used by downstream PCI/PCIe I/O devices, typically legacy devices. The range can be divided by various downstream ports in the IOH. Each downstream port in the IOH contains a BAR to decode its I/O range. Addresses that fall within this range are forwarded to its respective IOH, then subsequently to the downstream port.

## **7.2.1 VGA I/O Addresses**

Legacy VGA device uses up the addresses 3B0h-3BBh, 3C0h-3DFh. Any PCI Express or ESI port in the IOH can be a valid target of these address ranges if the VGAEN bit in the peer-to-peer bridge control register corresponding to that port is set (besides the condition where these regions are positively decoded within the peer-to-peer I/O address range). In the outbound direction, by default, the IOH decodes only the bottom 10 bits of the 16 bit I/O address when decoding this VGA address range with the VGAEN bit set in the peer-to-peer bridge control register. When the VGA16DECEN bit is set in addition to VGAEN being set, the IOH performs a full 16 bit decode for that port when decoding the VGA address range outbound. In general, on outbound accesses to this space, IOH positively decodes the address ranges of all PCIe ports per the peer-topeer bridge decoding rules (refer to the *PCI-PCI Bridge 1.2 Specification* for details). When no target is positively identified, the IOH sends it to its subtractive decode port, if one exists. Else, error. For inbound accesses to the VGA address range, IOH always performs full 16 bit I/O decode.

## **7.2.2 ISA Addresses**

The IOH supports ISA addressing per the *PCI-PCI Bridge 1.2 Specification*. ISA addressing is enabled for a PCI Express port via the Bridge Control Register (BCR). Note that when the VGA Enable bit is set for a PCI Express port without the VGA 16-bit Decode Enable bit being set, the ISA Enable bit must be set in all the peer PCI Express ports in the *system*.

## **7.2.3 CFC/CF8 Addresses**

The CFC/CF8 addresses are used by legacy operating systems to generate PCI configuration cycles. The IOH does not explicitly decode the CFC/CF8 I/O addresses or take any specific action. These accesses are decoded as part of the normal inbound and outbound I/O transaction flow, and follow the same routing rules. Refer also to [Table 7-3](#page-128-1) and [Table 7-4](#page-130-0) for details of I/O address decoding.



## **7.2.4 PCI Express Device I/O Addresses**

These addresses could be anywhere in the 64 KB I/O space and are used to allocate I/O addresses to PCI Express devices. Each IOH is allocated a chunk of I/O address space; there are IOH-specific requirements on how these chunks are distributed to support peer-to-peer. Each IOH has I/O address range registers (LIO and GIO) to support local peer-to-peer in the I/O address range. Refer to [Section 7.5.1](#page-125-1) and [Section 7.5.2](#page-128-0) for details.

# **7.3 Configuration/CSR Space**

There are two types of configuration/CSR space in the IOH: PCI Express configuration space and Intel QuickPath Interconnect CSR space. PCI Express configuration space is the standard PCI Express configuration space defined in the PCI Express specification. CSR space is memory mapped space used exclusively for special processor registers.

## **7.3.1 PCI Express Configuration Space**

PCI Express configuration space allows for up to 256 buses, 32 devices per bus and 8 functions per device. There could be multiple groups of these configuration spaces and each is called a *segment*. The IOH can support multiple segments in a system. PCI Express devices are accessed via NcCfgWr/Rd transactions on Intel QuickPath Interconnect. Within each segment, bus 0 is always assigned to the internal bus number of the IOH which has the legacy ICH attached to it. Refer to [Section 7.5.1](#page-125-1) and [Section 7.5.2](#page-128-0) for details.

Each IOH is allocated a chunk of PCIe bus numbers and there are IOH-specific requirements on how these chunks are distributed amongst IOHs to support peer-topeer. Refer to [Section 7.6, "Intel VT-d Address Map Implications"](#page-132-0) for details of these restrictions. Each IOH has a set of configuration bus range registers (LCFGBUS and GCFGBUS) to support local and remote peer-to-peer. Refer to [Section 7.5.1, "Outbound](#page-125-1)  [Address Decoding"](#page-125-1) and [Section 7.5.2, "Inbound Address Decoding" f](#page-128-0)or details of how these registers are used in the inbound and outbound memory/configuration/message decoding.

## **7.3.2 Processor CSR Space**

The processor CSR space is different from the PCI Express configuration space and is accessed via the NcWrPtl and NcRd transactions on Intel QuickPath Interconnect. These regions are fixed in memory space between FC00\_0000 to FDFF\_FFFF.

The IOH allocates all its Intel QuickPath Interconnect and core registers to this space. Refer to [Section 7.5.1.2](#page-126-0) for details.

# **7.4 IOH Address Map Notes**

## **7.4.1 Memory Recovery**

When software recovers an underlying DRAM memory region that resides below the 4 GB address line that is used for system resources like firmware, localAPIC, and IOAPIC, and so on (the gap below 4 GB address line), it needs to make sure that it does not create system memory holes whereby all the system memory cannot be decoded with two contiguous ranges. It is OK to have unpopulated addresses within these contiguous ranges that are not claimed by any system resource. IOH decodes all



inbound accesses to system memory via two contiguous address ranges (0-TOLM, 4 GB-TOHM) and there cannot be holes created inside of those ranges that are allocated to other system resources in the gap below 4 GB address line. The only exception to this is the hole created in the low system DRAM memory range via the VGA memory address. IOH comprehends this and does not forward these VGA memory regions to system memory.

## **7.4.2 Non-Coherent Address Space**

The IOH supports one coarse main memory range which can be treated as noncoherent by the IOH, that is, inbound accesses to this region are treated as noncoherent. This address range has to be a subset of one of the coarse memory ranges that the IOH decodes towards system memory. Inbound accesses to the NC range are not snooped on Intel QuickPath Interconnect.

# <span id="page-125-0"></span>**7.5 IOH Address Decoding**

In general, software needs to guarantee that for a given address there can only be a single target in the system. Otherwise, results are undefined. The one exception is that VGA addresses would fall within the inbound coarse decode memory range. The IOH inbound address decoder forwards VGA addresses to the VGA port in the system only (and not system memory).

## <span id="page-125-1"></span>**7.5.1 Outbound Address Decoding**

This section covers address decoding that IOH performs on a transaction from Intel QuickPath Interconnect targets one of the downstream ports of the IOH. For the remainder of this section, the term PCI Express generically refers to all I/O ports: standard PCI Express, or ESI, unless noted otherwise.

## **7.5.1.1 General Overview**

- Before any transaction from Intel QuickPath Interconnect is validly decoded by IOH, the NodeID in the incoming transaction must match the NodeIDs assigned to the IOH; otherwise, it is an error.
- All target decoding towards PCI Express, firmware, and internal IOH devices, follow address-based routing. Address-based routing follows the standard PCI tree hierarchy routing.
- NodeID based routing is not supported south of the Intel QuickPath Interconnect port in the IOH, except in MP Route-Through mode (when the local NodeID is not matched from the Intel QuickPath Interconnect port, the transaction is routed to the other Intel QuickPath Interconnect port).
- The subtractive decode port in an IOH is the port that is a) the recipient of all addresses that are not positively decoded towards any of the valid targets in the IOH and b) the recipient of all message/special cycles that are targeted at the legacy ICH.
	- This can be the ESI or the Intel QuickPath Interconnect port. SUBDECEN bit in the IOH Miscellaneous Control Register (IOHMISCCTRL) sets the subtractive port of the IOH. This bit is set by the LEGACYIOH strap.
	- Virtual peer-to-peer bridge decoding related registers with their associated control bits (for example, VGAEN bit) and other miscellaneous address ranges (I/OxAPIC) of a ESI port are NOT valid (and ignored by the IOH decoder) when they are set as the subtractive decoding port.



- Unless specified otherwise, all addresses (no distinction made) are first positively decoded against all target address ranges. Valid targets are PCI Express, ESI, CB DMA and I/OxAPIC devices. A PCI Express or ESI port are invalid targets for positive decode of Memory/IO/Configuration/Message cycles, if the subtractive decoding has been enabled for that port. Besides the standard peer-to-peer decode ranges for PCI Express ports (refer to the *PCI-PCI Bridge 1.2 Specification* for details), the target addresses for these ports also include the I/OxAPIC address ranges. Software has the responsibility to make sure that only one target can ultimately be the target of a given address and IOH will forward the transaction towards that target.
	- For outbound transactions, when no target is positively decoded, the transactions are sent to the downstream ESI port if it is indicated as the subtractive decode port. If ESI port is not the subtractive decode port, the transaction is master aborted.
	- For inbound transactions, when no target is positively decoded, the transactions are sent to the subtractive decode port which is either Intel QuickPath Interconnect or ESI port.
- For positive decoding, the memory decode to each PCI Express target is governed by Memory Space Enable (MSE) bit in the device PCI configuration space and I/O decode is covered by the I/O Space Enable bit in the device PCI configuration space. The exceptions to this rule are the per port (external) I/OxAPIC address range and the internal I/OxAPIC ABAR address range which are decoded irrespective of the setting of the memory space enable bit. There is no decode enable bit for configuration cycle decoding towards either a PCI Express port or the internal configuration space of the IOH.
- The target decoding for internal VTdCSR space is based on whether the incoming CSR address is within the VTdCSR range.
- Each PCI Express/ESI port in the IOH has one special address range I/OxAPIC.
- No loopback supported; that is, a transaction originating from a port is never sent back to the same port and the decode ranges of originating port are ignored in address decode calculations.

## <span id="page-126-0"></span>**7.5.1.2 FWH Decoding**

This section describes access to flash memory that is resident below the IOH.

#### **7.5.1.2.1 Overview**

- FWH accesses are allowed only from Intel QuickPath Interconnect. Accesses from JTAG, SMBus, and PCI Express are not permitted.
- The IOH does not allow boot from an ICH FWH that is not the legacy ICH FWH.
- The IOH indicates presence of bootable FWH to CPU if it is the IOH with a FWH that contains the boot code below the legacy ICH connected to it.
- All FWH addresses (4 GB:4 GB-16 MB) and 1 MB:1 MB-128K that do not positively decode to the IOH's PCI Express ports, are subtractively forwarded to its legacy decode port, if one exists (else, error).
- When the IOH receives a transaction from an Intel QuickPath Interconnect port within 4 GB:4 GB-16 MB or 1 MB:1 MB-128 K and there is no positive decode hit against any of the other valid targets (if there is a positive decode hit to any of the other valid targets, the transaction is sent to that target), then the transaction is forwarded to ESI if it is the subtractive decode port; otherwise it is aborted.



## **7.5.1.3 I/OxAPIC Decoding**

I/OxAPIC accesses are allowed only from the Intel QuickPath Interconnect ports. The IOH provides an I/OxAPIC base/limit register per PCI Express port for decoding to I/OxAPIC in downstream components such as the PXH. The IOH's integrated I/OxAPIC decodes two separate base address registers, both targeting the same I/OxAPIC memory mapped registers. Decoding flow for transactions targeting I/OxAPIC addresses is the same as for any other memory-mapped I/O registers on PCI Express.

#### **7.5.1.4 Other Outbound Target Decoding**

Other address ranges that need to be decoded for each PCI Express and ESI port include the standard peer-to-peer bridge decode ranges (MMIOL, MMIOH, I/O, VGA config). Refer to *PCI-PCI Bridge 1.2 Specification* and *PCI Express Base Specification,*  Revision 2.0 for details.

#### **7.5.1.5 Summary of Outbound Target Decoder Entries**

[Table 7-1, "Outbound Target Decoder Entries"](#page-127-0) provides a list of all the target decoder entries required by the outbound target decoder to positively decode towards a target.

<span id="page-127-0"></span>



*Notes:*

1. This is listed as 10 entries because each of the 10 P2P bridges have their own VGA decode enable bit and IOH has to comprehend this bit individually for each port.

## **7.5.1.6 Summary of Outbound Memory/IO decoding**

Throughout the tables in this section, a reference to a PCIe port generically refers to a standard PCIe port or an ESI port.



#### **Table 7-2. Decoding of Outbound Memory Requests from Intel QuickPath Interconnect (from CPU or Remote Peer-to-Peer)**



[Table 7-3, "Subtractive Decoding of Outbound I/O Requests from Common System](#page-128-1)  [Interface"](#page-128-1) details IOH behavior when no target has been positively decoded for an incoming I/O transaction from Intel QuickPath Interconnect.

#### <span id="page-128-1"></span>**Table 7-3. Subtractive Decoding of Outbound I/O Requests from Common System Interface**



## <span id="page-128-0"></span>**7.5.2 Inbound Address Decoding**

This section covers the decoding that is done on any transaction that is received on a PCI Express or ESI port

## **7.5.2.1 Overview**

- All inbound addresses that fall above the top of Intel QuickPath Interconnect physical address limit are flagged as errors by the IOH.
- Inbound decoding towards main memory happens in two steps. The first step involves a 'coarse decode' towards main memory using two separate system memory window ranges (0-TOLM, 4 GB-TOHM) that can be setup by software. These ranges are non-overlapping. The second step is the fine source decode towards an individual processor socket using the Intel QuickPath Interconnect memory source address decoders.
	- A sub-region within one of the two coarse regions can be marked as noncoherent.
	- VGA memory address would overlap one of the two main memory ranges and the IOH decodes and forwards these addresses to the VGA device of the system.
- Inbound peer-to-peer decoding also happens in two steps. The first step involves decoding peer-to-peer crossing Intel QuickPath Interconnect (remote peer-to-peer) and peer-to-peer not crossing Intel QuickPath Interconnect (local peer-to-peer). The second step involves actual target decoding for local peer-to-peer (if transaction targets another device downstream from the IOH) and also involves



source decoding using Intel QuickPath Interconnect source address decoders for remote peer-to-peer.

- A pair of base/limit registers are provided to positively decode local peer-topeer transactions. Another pair of base/limit registers are provided that covers the global peer-to-peer address range (that is, peer-to-peer address range of the entire system). Any inbound address that falls outside of the local peer-topeer address range but that falls within the global peer-to-peer address range is considered as a remote peer-to-peer address.
- Fixed VGA memory addresses (A0000-BFFFF) are always peer-to-peer addresses and would reside outside of the global peer-to-peer memory address ranges mentioned above.
- Subtractively decoded inbound addresses are forwarded to the subtractive decode port of the IOH.

#### **Figure 7-3. Peer-to-Peer Illustration**



#### **7.5.2.2 Summary of Inbound Address Decoding**

[Table 7-4](#page-130-0) summarizes IOH behavior on inbound memory transactions from any PCI Express port. Note that this table is only intended to show the routing of transactions based on the address and is not intended to show the details of several control bits that govern forwarding of memory requests from a given PCI Express port. Refer to the *PCI Express Base Specification,* Revision 2.0 and the registers chapter for details of these control bits.





#### <span id="page-130-0"></span>**Table 7-4. Inbound Memory Address Decoding**

*Notes:*

1. Note that VTBAR range would be within the MMIOL range of that IOH. And by that token, VTBAR range can never overlap with any dram ranges.

2. The I/OxAPIC MBAR regions of an IOH overlap with MMIOL/MMIOH ranges of that IOH.

[Table 7-5](#page-131-0) summarizes IOH behavior on inbound memory transactions from any PCI Express port.

**System Address Map**





## <span id="page-131-0"></span>**Table 7-5. Inbound I/O Address Decoding**

*Notes:*

1. Inbound I/O is enabled or disabled via CSRMISCCTRLSTS[30].



# <span id="page-132-0"></span>**7.6 Intel VT-d Address Map Implications**

Intel VT-d applies only to inbound memory transactions. Inbound I/O and configuration transactions are not affected by Intel VT-d. Inbound I/O, configuration and message decode and forwarding happens the same whether Intel VT-d is enabled or not. For memory transaction decode, the host address map in Intel VT-d corresponds to the address map discussed earlier in the chapter and all addresses after translation are subject to the same address map rule checking (and error reporting) as in the non Intel VT-d mode. There is not a fixed guest address map that IOH Intel VT-d hardware can rely upon (except that the guest domain addresses cannot go beyond the guest address width specified via the GPA\_LIMIT register) that is, it is OS dependent. IOH converts all incoming memory guest addresses to host addresses and then applies the same set of memory address decoding rules as described earlier. In addition to the address map and decoding rules discussed earlier, IOH also supports an additional memory range called the VTBAR range and this range is used to handle accesses to Intel VT-d related chipset registers. Only aligned DWORD/QWORD accesses are allowed to this region. Only outbound and SMBus/JTAG accesses are allowed to this range and also these can only be accesses outbound from Intel QuickPath Interconnect. *Inbound accesses to this address range are completer aborted by the IOH.*

**§**



**System Address Map**



# <span id="page-134-0"></span>**8 Interrupts**

# **8.1 Overview**

The IOH supports both MSI and legacy PCI interrupts from its PCI Express ports. MSI interrupts received from PCI Express are forwarded directly to the processor socket. Legacy interrupt messages received from PCI Express are either converted to MSI interrupts via the integrated I/OxAPIC in the IOH or forwarded to the ESI. When the legacy interrupts are forwarded to ESI, the compatibility bridge either converts the legacy interrupts to MSI writes via its integrated I/OxAPIC or handles them via the legacy 8259 controller. All root port interrupt sources within the IOH (that is, Error and Power management) support MSI mode interrupt delivery. Where noted, these interrupt sources (except the error source) also support the ACPI-based mechanism (via GPE messages) for system driver notification. The IOH does not the support legacy PCI INTx mechanism for internal sources of interrupt. In addition to MSI and ACPI messages, the IOH also supports generation of SMI/PMI/MCA/NMI interrupts directly from the IOH to the processor (bypassing ICH), in support of IOH error reporting. For Intel QuickPath Interconnect-defined legacy virtual message Virtual Legacy Wires (VLW) signaling, the IOH provides a sideband interface to the legacy bridge and an inband interface on Intel QuickPath Interconnect. The IOH logic handles conversion between the two.

## **8.2 Legacy PCI Interrupt Handling**

On PCI Express, interrupts are represented with either MSI or inbound interrupt messages (Assert\_INTx/Deassert\_INTx). The integrated I/OxAPIC in the IOH converts the legacy interrupt messages received from PCI Express into MSI interrupts. If the I/OxAPIC is disabled (via the mask bits in the I/OxAPIC table entries), the messages are routed to the legacy ICH. The subsequent paragraphs describe how the IOH handles the INTx message flow, from its PCI Express ports and internal devices.

The IOH tracks the assert/deassert messages for the four interrupts INTA, INTB, INTC, and INTD from each PCI Express port and INTx for CB DMA and ME (Intel Xeon processor 7500 series-based platform only). Each of these interrupts from each PCI Express root port is routed to a specific I/OxAPIC table entry (see [Table 8-2](#page-137-0) for the mapping) in that IOH. If the I/OxAPIC entry is masked (via the 'mask' bit in the corresponding Redirection Table Entry), then the corresponding PCI Express interrupt(s) is forwarded to the legacy ICH, provided the 'Disable PCI INTx Routing to ICH' bit is clear, [Section 21.11.2.28, "QPIPINTRC: Intel QuickPath Interconnect Protocol](#page-462-0)  [Interrupt Control"](#page-462-0) .

There is a 1:1 correspondence between message type received from PCI Express and the message type forwarded to the legacy ICH. For example, if the PCI Express Port 0 INTA message is masked in the integrated I/OxAPIC, it is forwarded to the legacy ICH as INTA message (if the 'Disable Interrupt Routing to ICH' bit is cleared). Each IOH combines legacy interrupts (to be forwarded to the legacy ICH) from all PCI Express ports and CB DMA (Intel Xeon processor 7500 series based platform only) and presents a consolidated set of four virtual wire messages. If the I/OxAPIC entry is unmasked, an MSI interrupt message is generated on the Intel QuickPath Interconnect.

The IOH does not provide a capability to route inband PCI INTx virtual wire messages to any component other than the legacy ICH.



When a standard downstream PCI Express root port receives an Assert INTx message, subsequent Assert\_INTx messages of the same type (A/B/C/D) will simply keep the virtual wire asserted until the associated Deassert message is received. The first Deassert message received for a given interrupt type will deassert the internal virtual wire of the root port for the interrupt type. Also the internal virtual wire of the root port is de-asserted automatically in hardware if the link goes down when the internal virtual wire is asserted. Deassert messages received for a given interrupt when no corresponding Assert message was received previously for that interrupt, or Deassert messages received when no virtual wire for that interrupt is asserted, will be discarded with no side effect. On an Intel QuickPath Interconnect link port, the IOH can receive multiple Assert\_INTx messages of the same type before it receives any Deassert\_INTx message of that type. In normal operation, it is always guaranteed that the IOH will receive a Deassert\_INTA message for every Assert\_INTA message it receives from the Intel QuickPath Interconnect.

For consolidating interrupts from the PCI Express/ESI ports in non-legacy IOHs, the consolidated set of interrupt messages are routed to the Intel QuickPath Interconnect instead.

## **8.2.1 Summary of PCI Express INTx Message Routing**

An IOH is not always guaranteed to have its ESI port enabled for legacy. When an IOH's ESI port is disabled, it has to route the INTx messages it receives from its downstream PCI Express ports to its the Intel QuickPath Interconnect interface, provided they are not serviced via the integrated I/OxAPIC.

[Figure 8-1](#page-135-0) illustrates how legacy interrupt messages are routed to the legacy ICH.



#### <span id="page-135-0"></span>**Figure 8-1. Legacy Interrupt Routing Illustration (INTA Example)**



## **8.2.2 Integrated I/OxAPIC**

The integrated I/OxAPIC converts legacy PCI Express interrupt messages into MSI interrupts. The I/OxAPIC appears as a PCI Express endpoint device in the IOH configuration space. The I/OxAPIC provides 24 unique MSI interrupts. This table is programmed via the MBAR memory region or ABAR memory region (Refer to [Chapter 21](#page-276-0)*)*.

In Dual IOH Proxy mode, the local IOH uses the Dual NonLegacyIOH ABAR range as defined by "DUAL.NL.ABAR.BASE: Dual NonLegacyIOH ABAR Range Base" and"DUAL.NL.ABAR.LIMIT: Dual NonLegacyIOH ABAR Range Limit" to send transaction targeting at non-legacy IOH's integrated IOAPIC controller to the non-legacy IOH.

These registers in both legacy and non-legacy IOH need to be programmed with the range claimed by the non-legacy IOH.

In the non-Legacy IOH with 11 PCI Express ports (instead of ESI in the legacy IOH), there are potentially 53 unique legacy interrupts possible, 11 PCIe ports \* 4 (sources #1 - #11) + 4 for CB DMA (source #12) + 4 for ME (sources #13 - #16) + 1 IOH RootPorts/core (source #17) as shown in [Table 8-1, "Interrupt Sources in I/OxAPIC](#page-136-0)  [Table Mapping",](#page-136-0) and these are mapped to the 24 entries in the I/OxAPIC as shown in [Table 8-2, "I/OxAPIC Table Mapping to PCI Express Interrupts".](#page-137-0)

In the legacy IOH, there are 49 unique legacy interrupts possible which are mapped to the 24 entries in the I/OxAPIC, as shown in [Table 8-2](#page-137-0). The distribution is based on guaranteeing that there is at least one unshared interrupt line (INTA) for each possible source of interrupt. When a legacy interrupt asserts, an MSI interrupt is generated (if the corresponding I/OxAPIC entry is unmasked) based on the information programmed in the corresponding I/OxAPIC table entry.



#### <span id="page-136-0"></span>**Table 8-1. Interrupt Sources in I/OxAPIC Table Mapping**





#### <span id="page-137-0"></span>**Table 8-2. I/OxAPIC Table Mapping to PCI Express Interrupts<sup>1</sup>**

*Notes:*

1. < >, [ ], and { } associate interrupt from a given device number (as shown in the 'PCI Express Port/CB DMA Device#' column) that is marked thus to the corresponding interrupt wire type (shown in this column) also marked such. For example, I/OxAPIC entry 12 corresponds to the wired-OR of INTD message from source #1 (PCIe port #3), INTC message from source #2 (PCIe port #4), and INTB message from source #3 (PCIe port #5).

#### **Table 8-3. Programmable IOxAPIC Entry Target for Certain Interrupt Sources (Sheet 1 of 2)**







#### **Table 8-3. Programmable IOxAPIC Entry Target for Certain Interrupt Sources (Sheet 2 of 2)**

#### **8.2.2.1 Integrated I/OxAPIC MSI Interrupt Ordering**

As with MSI interrupts generated from PCI Express endpoints, MSI interrupts generated from the integrated I/OxAPIC follow the RdC push memory write ordering rule. For example read completions on reads (config or memory) to I/OxAPIC registers must push previously posted MSI writes from the I/OxAPIC.

#### **8.2.2.2 Integrated I/OxAPIC EOI Flow**

Each I/OxAPIC entry can be setup by software to treat the interrupt inputs as either level or edge triggered. For level triggered interrupts, the I/OxAPIC generates an interrupt when the interrupt input asserts, and stops generating further interrupts until software clears the RIRR bit in the corresponding redirection table entry with a directed write to the EOI register; or until software generates an EOI message to the I/OxAPIC with the appropriate vector number in the message. When the RIRR bit is cleared, the I/OxAPIC resamples the level interrupt input corresponding to the entry; if it is still asserted, the I/OxAPIC generates a new MSI message.

The EOI message is broadcast to all I/OxAPICs in the system; the integrated I/OxAPIC is also a target for the EOI message. The I/OxAPIC looks at the vector number in the message, and the RIRR bit is cleared in all the I/OxAPIC entries which have a matching vector number.

IOH has capability to NOT broadcast/multicast EOI message to any of the PCI Express/ ESI ports/ integrated IOxAPIC and this is controlled via bit 0 in the EOI\_CTRL register. When this bit is set, IOH simply drops the EOI message received from Intel QuickPath Interconnect and not send it to any south agent. But IOH does send a normal cmp for the message on Intel QuickPath Interconnect. This is required in some virtualization usages.

## **8.2.3 PCI Express INTx Message Ordering**

INTx messages on PCI Express are posted transactions and follow the posted ordering rules. For example, if an INTx message is preceded by a memory write A, the INTx message pushes the memory write to a global ordering point before the INTx message is delivered to its destination (which could be the I/OxAPIC, which decides further action). This guarantees that any MSI generated from the integrated I/OxAPIC (or from the I/OxAPIC in ICH, if the integrated I/OxAPIC is disabled) will be ordered behind the memory write A, guaranteeing producer/consumer sanity.



# **8.2.4 INTR\_Ack/INTR\_Ack\_Reply Messages**

INTR\_Ack and INTR\_Ack\_Reply messages on ESI and IntAck on Intel QuickPath Interconnect support legacy 8259-style interrupts required for system boot operations. These messages are routed from the processor socket to the legacy IOH via the IntAck cycle on Intel QuickPath Interconnect. The IntAck transaction issued by the processor socket behaves as an I/O Read cycle in that the Completion for the IntAck message contains the Interrupt vector. The IOH converts this cycle to a posted message on the ESI port (no completions).

- IntAck The IOH forwards the IntAck received on the Intel QuickPath Interconnect interface (as an NCS transaction) as a posted INTR\_Ack message to the legacy ICH over ESI. A completion for IntAck is not sent on Intel QuickPath Interconnect just yet.
- INTR\_Ack\_Reply The ICH returns the 8-bit interrupt vector from the 8259 controller through this posted vendor defined message (VDM). The INTR\_Ack\_Reply message pushes upstream writes through virtual channel (VC0) in both the ICH and the IOH. This IOH then uses the data in the INTR\_Ack\_Reply message to form the completion for the original IntAck message.
- *Note:* There can be only one outstanding IntAck transaction across all processor sockets in a partition at a given instance.

# **8.3 MSI**

MSI interrupts generated from PCI Express ports or from integrated functions within the IOH are memory writes to a specific address range, 0xFEEx\_xxxx. If interrupt remapping is disabled in the IOH, the interrupt write directly provides the information regarding the interrupt destination processor and interrupt vector. The details of these are as shown in [Table 8-4](#page-140-0) and [Table 8-5](#page-140-1). If interrupt remapping is enabled in the IOH, interrupt write fields are interpreted as shown in [Table 8-6](#page-141-0) and [Table 8-7.](#page-141-1)

*Note:* The term APICID in this chapter refers to the 32-bit field on Intel QuickPath Interconnect interrupt packets, in both the format and meaning.



## <span id="page-140-0"></span>**Table 8-4. MSI Address Format when Remapping is Disabled**

#### <span id="page-140-1"></span>**Table 8-5. MSI Data Format when Remapping Disabled**







#### <span id="page-141-0"></span>**Table 8-6. MSI Address Format when Remapping is Enabled**

#### <span id="page-141-1"></span>**Table 8-7. MSI Data Format when Remapping is Enabled**



All PCI Express devices are required to support MSI. The IOH converts memory writes to this address (both PCI Express and internal sources) as an IntLogical or IntPhysical transaction on Intel QuickPath Interconnect. The IOH supports two MSI vectors per root port for hot-plug, power management, and error reporting.

## **8.3.1 Interrupt Remapping**

Interrupt remapping architecture serves two purposes:

- Provide for interrupt filtering for virtualization/security usages so that an arbitrary device cannot interrupt an arbitrary processor in the system
- Provide for IO devices to target greater than 255 processors as part of extended xAPIC architecture

Software can use interrupt remapping for either or both of the reasons above. When interrupt remapping is enabled in the IOH, IOH looks up a table in main memory to obtain the interrupt target processor and vector number. When the IOH receives an MSI interrupt (where MSI interrupt is any memory write interrupt directly generated by an IO device or generated by an I/OxAPIC like the integrated I/OxAPIC in the IOH/ICH/ PXH) and the remapping is turned on, IOH picks up the 'interrupt handle' field from the MSI (bits [19:4] of the MSI address) and adds it to the Sub Handle field in the MSI data field if Sub Handle Valid field in MSI address is set, to obtain the final interrupt handle value. The final interrupt handle value is then used as an offset into the table in main memory as,

Memory Offset = Final Interrupt Handle  $*$  16

where Final Interrupt Handle = if (Sub Handle Valid = 1) then {Interrupt Handle + Sub Handle} else Interrupt handle.

The data obtained from the memory lookup is called Interrupt Transformation Table Entry (IRTE) and is as follows:



As can be seen, all the information that used to be obtained directly from the MSI address/data fields are now obtained via the IRTE when remapping is turned on. In addition, the IRTE also provides for a way to authenticate an interrupt via the Requester ID, that is, the IOH needs to compare the Requester ID in the original MSI interrupt packet (that triggered the lookup) with the Requester ID indicated in the IRTE. If it matches, the interrupt is further processed, else the interrupt is dropped and error signaled. Subsequent sections in this chapter describe how the various fields in either the IRTE (when remapping enabled) or MSI address/data (when remapping disabled) are used by the chipset to generate IntPhysical/Logical interrupts on the Intel QuickPath Interconnect.





The Destination ID shown in the picture above becomes the APICID on the Intel QuickPath Interconnect interrupt packet.

## **8.3.2 MSI Forwarding: IA-32 Processor-based Platform**

IA-32 interrupts have two modes – legacy mode and extended mode (selected via bit). Legacy mode has been supported in all Intel chipsets to date. Extended mode allows for scaling beyond 60/255 threads in logical/physical mode operation. Legacy mode has only 8-bit APICID support. Extended mode supports 32-bit APICID (obtained via the IRTE).

[Table 8-8](#page-142-0) summarizes interrupt delivery for IA-32 processor based platforms. [Table 8-9](#page-143-0) summarizes how the IOH derives the processor NodeID at which the interrupt is targeted.

#### <span id="page-142-0"></span>**Table 8-8. Interrupt Delivery**





## <span id="page-143-0"></span>**Table 8-9. IA-32 Physical APICID to NodeID Mapping**



#### *Notes:*

- 1. These bits must be set to 0 before forwarding to Intel QuickPath Interconnect.
- 2. Note that IOH hardware would pass these bits untouched from the interrupt source to Intel QuickPath Interconnect.
- 3. a, b represent the bits that are used to compare against the mask register to identify local versus remote clusters for interrupt routing. b is optionally included in the mask based on whether 4S clusters or 8S clusters are used for scaleup granularity.
- 4. cc in the table above refers to the core number in TW and IOH does not do anything with that value.
- 5. yyy is an arbitrary number that is looked up from a table using bits bnn of the APIC ID field. This flexible mapping is provided for CPU migration and also to prevent software in one partition send interrupts to software in another partition.
- 6. The 10 value in the NodeID field is points to the config agent in the CPU. Note that this value is programmable as well for the table as a whole.
- 7. When the mask bits match mask register value, the interrupt is considered local and is directed to the socket with NodeID=yyyy10. Otherwise the interrupt is remote and is routed to the node controller whose NodeID=NCNODEID, as derived from bits 28:24 of QPIPISAD register.

Listed below are some basic assumptions around MSI forwarding:

- Processors indicated in the APICID field of the interrupt address (except in the IA-32 broadcast/multicast interrupts) are all valid and enabled for receiving an interrupt. IOH does not maintain a vector of enabled APICs for interrupt redirection purposes.
- Redirected broadcast physical and logical cluster mode interrupts (that is, redirection hint bit being 1b and {legacy\_mode <APICID=0xFF in physical mode and APICID[7:4]=0xF in logical cluster mode> OR extended\_mode <APICID=0xFFFFFFFF in physical mode and APICID[31:16]=0xFFFFF in logical cluster mode>}) are not supported. IOH reports error if it receives one.
- Redirected broadcast flat mode interrupts (in legacy mode only) are supported
- Physical mode APICID and Extended Logical APICID have a direct correlation with the Intel QuickPath Interconnect NodeID and this relationship is setup by bios. OS never re-assigns the physical mode APICID or the extended mode logical ID.
	- IOH provides an ability to override the default relationship to support RAS features like OS-transparent migration, and so on. The overriding effect can be achieved either via the interrupt SAD entry (QPIPAPICSAD) that can pick a (limited) arbitrary relationship between Intel QuickPath Interconnect NodeID and Physical APICID (or) via broadcasting physical mode interrupts through BIOS setup (default is to not broadcast).

IOH supports the IntPriUpd message on Intel QuickPath Interconnect in order to know if the system is operating in logical flat or logical cluster mode. Even though this information is relevant for only legacy IA-32 interrupt mode, IOH, if it receives this message, will always extract this information from the message and update bit 1 in QPIPINTRC register. In modes other than IA-32 legacy mode, this register bit goes unused. This additional information outlines how this bit is set by the IOH. The IOH defaults to flat mode. On every IntPrioUpd message, IOH samples the flat/cluster mode bit in the message provided the APIC generating the message is indicated as enabled (that is, "disable" bit in the IntPrioUpd message data field should be cleared) in the message AND the APICID field in the message is non-zero (the latter check is performed only when QPIPINTRC[0] bit is 1). Once the bit is sampled, IOH updates QPIPINTRC[1] bit that tracks the flat/cluster mode for interrupt redirection purposes.


#### **8.3.2.1 Legacy Logical Mode Interrupts**

IA-32 legacy logical interrupts are broadcast by IOH to all processors in the system and it is the responsibility of the CPU to drop interrupts that are not directed to one of its local APICs. IOH supports hardware redirection for IA-32 logical interrupts (see [Section 8.3.2.2](#page-144-0)) and in IOH-based platforms this is the only hardware redirection that is available in the system since the processor never does any internal redirection of these interrupts. IOH always clears the redirection hint bit on Intel QuickPath Interconnect when forwarding legacy logical mode interrupts. For IA-32 logical interrupts, no fixed mapping is guaranteed between the NodeID and the APICID since APICID is allocated by the OS and it has no notion of Intel QuickPath Interconnect NodeID. Again the assumption is made that APICID field in the MSI address only includes valid/enabled APICs for that interrupt. Refer to [Table 8-10](#page-146-0) for summary of IA-32 interrupt handling by IOH.

#### <span id="page-144-0"></span>**8.3.2.2 Legacy Logical Mode Interrupt Redirection – Vector Number Redirection**

In the logical flat mode when redirection is enabled, IOH looks at the bits [6:4] (or 5:3/ 3:1/2:0 based on bits 4:3 of QPIPINTRC register) of the interrupt vector number and picks the APIC in the bit position (in the APICID field of the MSI address) that corresponds to the vector number. For example, if vector number[6:4] is 010, then the APIC correspond to MSI Address APICID[2] is selected as the target of redirection. If vector number[6:4] is 111, then the APIC correspond to APICID[7] is selected as the target of redirection. If the corresponding bit in the MSI address is clear in the received MSI interrupt, then,

- IOH adds a value of 4 to the selected APIC's address bit location and if the APIC corresponding to modulo eight of that value is also not a valid target (because the bit mask corresponding to that APIC is clear in the MSI address), then,
- IOH adds a value of 2 to the original selected APIC's address bit location and if the APIC corresponding to modulo eight of that value is also not a valid target, then IOH adds a value of 4 to the previous value, takes the modulo 8 of the resulting value and if that corresponding APIC is also not a valid target, then,
- IOH adds a value of 3 to the original selected APIC's address bit location and if the APIC corresponding to modulo eight of that value is also not a valid target, then IOH adds a value of 4 to the previous value, takes the modulo 8 of the resulting value and if that corresponding APIC is also not a valid target, then,
- IOH adds a value of 1 to the original selected APIC's address bit location and if the APIC corresponding to modulo eight of that value is also not a valid target, then IOH adds a value of 4 to the previous value, takes the modulo 8 of the resulting value and if that corresponding APIC is also not a valid target, then it is an error condition

In the logical cluster mode (except when APICID[19:16]!= Fh), the redirection algorithm works exactly as described above except that IOH only redirects between 4 APICs instead of 8 in the flat mode. So IOH uses only vector number bits [5:4] by default (selectable to 4:3/2:1/1:0 based on bits 4:3 of [QPIPINTRC: Intel QuickPath](#page-462-0)  [Interconnect Protocol Interrupt Control](#page-462-0) register). The search algorithm to identify a valid APIC for redirection in the cluster mode is to:

- First select the APIC corresponding to the bit position identified with the chosen vector number bits. If the corresponding bit in the MSI address bits A[15:12] is clear, then,
- IOH adds a value of 2 to the original selected APIC's address bit location and if the APIC corresponding to modulo four of that value is also not a valid target, then,



• IOH adds a value of 1 to the original selected APIC's address bit location and if the APIC corresponding to modulo four of that value is also not a valid target, then IOH adds a value of 2 to the previous value, takes the modulo four of the resulting value and if that corresponding APIC is also not a valid target, then it is an error condition.

## <span id="page-145-0"></span>**8.3.2.3 Legacy Logical Mode Interrupt Redirection – Round-Robin Redirection**

IOH also supports a mode where the vector-based redirection is disabled and a simple round-robin mode is selected for redirection between the cores/APICs. In the logical flat mode, redirection is done in a round-robin fashion across the cores that are enabled via the corresponding mask bit in the interrupt address (max possible 8 enabled cores). In the logical cluster mode (except when cluster  $id = Fh$ ), IOH maintains round-robin logic per cluster (max 15 clusters) and within each cluster IOH round-robins amongst the valid APICs.

Round-robin algorithm defaults at power-on to starting from the LSB (in the bit mask) and moving towards the MSB.

#### **8.3.2.4 Physical Mode Interrupts and Extended Logical Cluster Mode Interrupts**

By default, IA-32 physical interrupts and IA-32 extended logical cluster mode interrupts are directed to the correct socket by IOH, with the exception of the physical/extended cluster mode broadcast interrupts. Legacy physical mode broadcast interrupts are ones with APICID[7:0]=0xFF. Extended physical mode broadcast interrupts are ones with APICID[31:0]=0xFFFFFFFF. Extended cluster mode broadcast interrupts are ones with APICID[31:16]=0xFFFF. The default non-broadcast behavior can be changed via QPIPINTCR[6] where even these interrupts are broadcast.

IOH does not perform any hardware redirection of IA-32 physical mode interrupts (legacy or extended). IOH simply forwards the RH bit on these interrupts, except when these interrupts are broadcast (via bit QPIPINTCR[6]) as well, when the RH bit is cleared for legacy mode. IOH performs redirection of extended cluster mode interrupts as described in [Section 8.3.2.2](#page-144-0) and [Section 8.3.2.3](#page-145-0), with the additional detail that there can be up to 8 processors within a cluster in the extended mode. So the vectorbased algorithm and round-robin algorithm described in these sections should be extended to up to 8 targets within a cluster for supporting extended mode. When IOH does the extended cluster mode redirection, IOH clears the RH bit (in addition to setting the mask bit corresponding to only the selected processor) before the interrupt is forwarded to the Intel® QuickPath Interconnect. Redirection of extended cluster mode interrupt can be disabled via bit 2 in QPIPINTCR. When extended cluster mode redirection is disabled, IOH simply forwards the interrupt as is to the Intel® QuickPath Interconnect (regardless of whether the interrupt is routed or broadcast)- including the RH bit.

In IA-32 physical mode (legacy or extended) and extended cluster mode, the mapping between APICID and NodeID is obtained as described in the QPIPAPICSAD register, with one exception when the Physical APICID filed has a value of <0xFF (in legacy mode) or 0xFFFFFFFF (in extended mode) > or the extended logical cluster ID had a value of 0xFFFF, which indicate broadcast. Also, in the IA-32 physical mode, the APIC identified in the APICID field is always valid excluding the exception (broadcast) case. Note that QPIPAPICSAD register also provides details about how physical/extendedlogical interrupt routing happens in hierarchical systems with node controller. For these systems, interrupts need to be either routed to a processor within the local cluster the interrupt device belongs to or to a remote processor via the node controller. So IOH



needs to check for local/remote routing as described in that register and if local, directly route the interrupt to the processor in the cluster and if remote, route to the node controller, whose NodeID is also identified in the QPIPAPICSAD register.

## **8.3.2.5 IA-32 Interrupt Delivery Summary**

#### <span id="page-146-0"></span>**Table 8-10. IA-32 Interrupt Delivery Summary (Sheet 1 of 2)**









*Notes:*

1. Determined by either bit A[2] in the MSI address (when remapping is disabled) or by the combination of EIE bit in the Interrupt<br>Remapping Table Address registers (defined in VT-d2 spec) and RTE[2] (when remapping is ena

2. Determined by either bit A[3] in MSI address (when remapping is disabled) or IRTE[3] (when remapping is enabled). Value of 1b is redirected and 0b is directed

3. This default 'routed' behavior can be changed via QPIPINTRC[6], so that these interrupts are broadcast to all processors. Final RH is defined by [QPIPINTRC: Intel QuickPath Interconnect Protocol Interrupt Control](#page-462-0).

4. This default 'routed' behavior can be changed via QPIPINTRC[6], so that these interrupts are broadcast to all processors. Final RH is defined by [QPIPINTRC: Intel QuickPath Interconnect Protocol Interrupt Control](#page-462-0).

5. The sub-mode within logical addressing mode is determined by bit 1 in [QPIPINTRC: Intel QuickPath Interconnect Protocol](#page-462-0)

[Interrupt Control](#page-462-0) 6. See [Section 8.3.2.2](#page-144-0) for details.

#### **Interrupts**



- 7. IOH will always set the redirection hint bit to a 0 when sending IntLogical messages in legacy mode, on Intel QuickPath Interconnect. Note IOH can set/clear RH bit in IntLogical Messages in the extended mode, depending on whether it is performing extended logical mode redirection or not
- 8. While redirecting interrupts, IOH selects one APIC among many and updates the APICID field in the received interrupt, with only the bit corresponding to the selected APIC set and all other bits clear, before forwarding to Intel QuickPath Interconnect 9. See [Section 8.3.2.2](#page-144-0) for details
- 10.Extended Flat mode is not architecturally supported
- 11.IOH will always set the redirection hint bit to a 0 when sending IntLogical messages in legacy mode, on Intel QuickPath Interconnect. Note IOH can set/clear RH bit in IntLogical Messages in the extended mode, depending on whether it is performing extended logical mode redirection or not
- 12.While redirecting interrupts, IOH selects one APIC among many and updates the APICID field in the received interrupt, with only the bit corresponding to the selected APIC set and all other bits clear, before forwarding to Intel QuickPath Interconnect.

### **8.3.3 MSI Forwarding: Intel Itanium Processor 9300 Series Based Platform**

[Table 8-11](#page-148-0) summarizes the interrupt delivery requirements when IOH is in Intel Itanium processor 9300 series mode. The APICID[15:0] field identifies the targeted APIC. In Intel Itanium processor 9300 series, the APIC identified in the APICID field is always valid/enabled and IOH can always direct any incoming MSI to the corresponding APIC.

#### <span id="page-148-0"></span>**Table 8-11. Itanium® Processor Family Platform Interrupt Delivery**



*Notes:*

1. APICID[31:16] on Intel<sup>®</sup> QuickPath Interconnect is reserved in Intel Itanium processor 9300 series mode

<span id="page-148-1"></span>2. This default 'routed' behavior can be changed via QPIPINTCR[6], so that these interrupts are broadcast to all processors. When these interrupts are broadcast, the RH bit is always set to 0 in the Intel® QuickPath Interconnect packet, otherwise it is preserved from the original MSI interrupt/IRTE entry

The mapping between APICID and NodeID is obtained as described in the QPIPAPICSAD register. There are some peculiarities associated with APICID to NodeID conversion for the Intel Itanium processor 9300 series which is discussed during the latter part of this section. QPIPAPICSAD register also provides details about how physical interrupt routing happens in hierarchical systems with node controller. For these systems, interrupts need to be either routed to a processor within the local cluster the interrupt device belongs to or to a remote processor via the node controller. So IOH needs to check for local/remote routing as described in that register and if local, directly route the interrupt to the processor in the cluster and if remote, route to the node controller, whose NodeID is also identified in the QPIPAPICSAD register.

Regarding APICID to Intel® QuickPath Interconnect NodeID conversion, APICID[11:8] identify the core within the CPU socket that the targeted APIC resides in. APICID[7:0]&APICID[15:12] identify the socket. This is how the Intel Itanium processor 9300 series does the APICID assignment and the IOH has to follow suit. This is illustrated in [Table 8-12.](#page-149-0) In general, in the Intel Itanium processor 9300 series, the NodeID for an interrupt can always be derived statically from the APICID field since this mapping is under BIOS/firmware control. But IOH supports OS transparently migrating a CPU from a running socket to a spare back-up socket and also the ability to mask interrupts from reaching certain sockets/cores for hardpartition management. These require the flexibility to map any APIC ID to any NodeID and IOH supports a table (as described in QPIPAPICSAD register) for this purpose.



IOH does not support any priority update messages on Intel QuickPath Interconnect (IOH will complete any IntPrioUpd message received normally on Intel QuickPath Interconnect but it has no effect on the interrupt forwarding behavior of IOH) for Intel Itanium processor 9300 series mode interrupt delivery and IOH does not support any interrupt redirection in Intel Itanium processor 9300 series mode. Expectation is that OS distributes the interrupts evenly across all the CPUs. Also, Intel Itanium processor 9300 series CPUs provide redirection amongst the cores in the socket and this is sufficient optimization.IOH, when setup for 'routed' mode, passes along the redirection hint bit it received in the MSI address/IRTE to the IntPhysical message. When IOH is setup for IntPhysical messages to be broadcast, it always clears the RH bit in the interrupt packet on Intel QuickPath Interconnect.

#### <span id="page-149-0"></span>**Table 8-12. Intel Itanium Processor 9300 Series APICID to NodeID Mapping Example (Setup through QPIPAPICSAD Register)**



*Notes:*

1. s represents the bits that are used to identify socket

- 2. c in the table above refers to the bits used to identify core number in Intel Itanium processor 9300 series.
- 3. LocalNodeID is an arbitrary number that is looked up from a table using bits a subset of 's' bits from the APIC ID field. This flexible mapping is provided for CPU migration and also to prevent software in one partition send interrupts to software in another partition.
- 4. When interrupt is determined to be local (see QPIPAPICSAD registeR), NodeID=yyyy10. Otherwise the interrupt is remote and is routed to the node controller whose NodeID=NCNODEID, as derived from bits 13:8 of QPIPAPICSAD register.

## **8.3.4 External I/OxAPIC Support**

I/OxAPICs can also be present in external devices such as the PCI Express-to-PCI-X/ PCI bridge (PXH) and ICH. For example, the PXH has two integrated I/OxAPICs, one per PCI bus, that are used to convert the INTx wire interrupts from PCI slots to local APIC memory writes. These devices require special decoding of a fixed address range FECx xxxx in the IOH. The IOH provides these decoding ranges which are outside the normal prefetchable and non-prefetchable windows supported in each root port. Refer to [Chapter 7, "System Address Map"](#page-114-0) for address decoding details.

# **8.4 Virtual Legacy Wires**

In IA-32, IOH can generate VLW messages on Intel QuickPath Interconnect. The conditions are:

- Receiving NMI/SMI#/INTR/INIT# signals from the legacy bridge and forwarding to Intel QuickPath Interconnect as inband VLW messages. Similarly, the IOH receives the FERR# message from Intel QuickPath Interconnect and converts it to a pin output in the legacy IOH.
- Generating SMI/NMI VLW messages for error events the IOH reports directly to the processor.

The rest of this section describes generating VLW messages from the legacy pins only.

**Interrupts**



The IOH also supports converting the NMI/SMI#/INIT# signals to IntPhysical messages on Intel QuickPath Interconnect for Intel Xeon processor 7500 series and Intel Itanium processor 9300 series based platforms. Refer to [Section 8.5.2](#page-152-0) for details.  $SMI#$ , NMI and INIT# are treated as edge-sensitive signals and INTR is treated as level-sensitive. The IOH generates a message on Intel QuickPath Interconnect for  $SMI#$ , NMI and INIT# whenever there is an asserting edge on these signals. The IOH creates a message on Intel QuickPath Interconnect for INTR whenever there is an asserting or a deasserting edge on these signals.

The IOH receives the FERR message from Intel QuickPath Interconnect and pulses the FERR# pin output to the legacy ICH. The IOH guarantees that any subsequent transactions to ESI (that is, transactions ordered behind FERR message) are not delivered to ESI till the FERR# pin asserts.

*Note:* Design should provide as much timing delay as possible between assertion of FERR# pin and delivering subsequent transactions to ESI, to keep the legacy FERR# emulation in Intel QuickPath Interconnect platforms, as close as possible to FSB platforms.

> All the VLW messages (inbound over Intel QuickPath Interconnect) are considered 'synchronous' These messages are inserted on Intel QuickPath Interconnect ahead of any completions from the ESI port. That is, as soon as the IOH sees an edge on the legacy signals from the IOH and a VLW message is to be scheduled, that VLW message is pushed ahead of any pending completion transactions from the ESI port.

The IOH broadcasts *all* VLW messages to all processors within the partition. The IOH does not support outbound VLW messages.

# **8.5 Platform Interrupts**

## **8.5.1 GPE Events**

The IOH generates GPE events for PCI Express Hot-Plug (Assert/Deassert\_HPGPE) and PCI Express power management (Assert/Deassert\_PMEGPE). PXH components below the IOH could generate Assert/Deassert\_GPE messages for PCI-X slot hot-plug events. These GPE events are sent as level-triggered virtual wire messages to the legacy ICH. Processors generate Intel QuickPath Interconnect GPE messages for internal socket events. The Intel QuickPath Interconnect GPE events are routed as DO\_SCI messages, which are edge triggered, to the legacy ICH.

The same rules that govern the collection and routing of legacy PCI INTx messages (refer to [Section 8.2](#page-134-0)) through an IOH, also govern the collection and routing of all level-sensitive GPE messages.

[Figure 8-3](#page-151-0) illustrates how hot-plug and Power Management GPE messages are routed to the legacy ICH.





#### <span id="page-151-0"></span>**Figure 8-3. Assert/Deassert\_(HP, PME) GPE Messages**

[Figure 8-4](#page-152-1) illustrates how GPE messages from the processor are routed to the legacy ICH. Processors generate GPE for a variety of events. Refer to the appropriate processor specification for details. Since the GPEX messages from the processor are edge-triggered and the DO\_QPI message on ESI is also edge-triggered, the IOH transparently converts the Intel QuickPath Interconnect GPE message to the DO\_SCI message and does not maintain any status bits.





#### <span id="page-152-1"></span>**Figure 8-4. Intel QuickPath Interconnect GPE Messages from Processor and DO\_SCI Messages from IOH**

## <span id="page-152-0"></span>**8.5.2 PMI/SMI/NMI/MCA/INIT**

The IOH can directly generate the IntPhysical (PMI/SMI/NMI/MCA) messages on Intel QuickPath Interconnect (ICH is bypassed) for RAS events such as errors and Intel® QuickPath Interconnect hot-plug. Also, refer to [Chapter 16, "IOH Error Handling](#page-230-0)  [Summary"](#page-230-0) for error event causes of these interrupts. IOH generates an IntPhysical message on Intel QuickPath Interconnect for generating these interrupts. Note that the NMI pin input can be controlled to generate either a IntPhysical(NMI) or IntPhysical(MCA) message via the Interrupt Control Register (INTRCTRL). See the [Chapter 21, "Configuration Register Space"](#page-276-0) for details.

*Note:* Software is responsible for programming the IOH error interrupt registers with the appropriate interrupt address and data when generating any of the interrupts above. Any broadcast requirements (for example, SMI interrupt) is indicated by programming the APICID field of the interrupt address with a value of 0xFF. The IOH does not make the determination that an interrupt should be broadcasted based on interrupt encoding.

### **8.5.2.1 INIT#**

IOH supports converting the INIT $#$  pin into the corresponding IntPhysical message on Intel QuickPath Interconnect. An IntPhysical (INIT) message is sent on Intel QuickPath Interconnect whenever there is an asserting edge on INIT signal.



#### **8.5.2.2 Global SMI**

Normally, the IOH generates SMI based on some internal event or when it receives an SMI from one of its downstream ports. These SMI events are only sent to the sockets within the specific partition. Global SMI is used during quiescence flows on Intel QuickPath Interconnect where the Intel QuickPath Interconnect link configuration changes, for quickly bringing the system to a quiesced state. The IOH uses the quiescence broadcast list to send this global SMI. Note that in systems with larger than 8S, firmware must write to multiple IOHs to broadcast SMI to all processors in the system.

#### **8.5.2.3 Software Initiated MCA**

The IOH provides the capability to programmatically generate an MCA. Software can write to the 'Trigger MCA' bit in the MCA Register (MCA) to trigger an MCA to an indicated processor core within the partition.

## **8.5.3 CPEI**

All non-legacy IOHs route hardware corrected errors they detect as ERR\_COR message to the legacy IOH. This includes the PCI Express corrected errors also, provided native handling of these errors by the OS is disabled. If legacy IOH is to be reached over Intel QuickPath Interconnect, the transaction is tunneled on Intel QuickPath Interconnect via the NcP2PB packet. All CPEI events from processors are also sent to the legacy IOH via the Intel QuickPath Interconnect CPEI message. Legacy IOH combines the corrected error messages received from processors and IOHs.

ERR\_N[0] will not be asserted from the message block by decoding CPEI message. A CPEI message is decoded by the Intel QuickPath Interconnect block where the corresponding error logging status bit is set. The Intel QuickPath Interconnect block also drives the appropriate error severity signal to the Global Error Escalation block to assert the error pin ERR\_N[0].

When legacy IOH converts an Intel QuickPath Interconnect CPEI message (which is edge-triggered) or an ERR\_COR message to the ERR[0] pin (which is level-sensitive), it maintains a status bit, bit 0 in [Section 21.6.7.10](#page-379-0). When this status bit is set, further Intel QuickPath Interconnect CPEI or ERR\_COR messages are simply dropped. When this bit is cleared, a new Intel QuickPath Interconnect CPEI or ERR\_COR message will set the status bit and assert the ERR[0] pin. Software must clear this status bit before it polls all sources of corrected errors.

§



# **9 System Manageability**

# **9.1 Introduction**

This section combines many different features into one category that aids in platform or system management. Features such as SMBus and JTAG Test Access Port provide the protocol interfaces for access to the configuration registers. These registers are the program interface between the logical feature implementation and the software interface producing or consuming the data. System management uses this data for error diagnosis, system integrity, or work load analysis to optimize the performance of the platform.

Several miscellaneous features that aid in system manageability are presented here.

# **9.2 Error Status and Logging**

System manageability requires that errors and their logs are captured in registers and accessible through the SMBus interface. Error status and logging is defined in the IOH RAS section of this specification for further information. Error counters and a "Stop on Error" feature are provided to support system management functions. An error freeze mechanism, with programmable error severity, is also provided, to halt traffic on the interfaces when an error occurs. Details are described in [Section 16.4.4.3, "Stop on](#page-226-0)  [Error" on page 227.](#page-226-0)

## **9.3 Component Stepping Information**

Component stepping information is provided for PCI Express RID assignments. This information is also used in the JTAG ID code field. BIOS can override this value so that old code can execute on a newer stepping of the IOH.

# **9.4 Intel® Interconnect Built-In Self Test**

Intel<sup>®</sup> Interconnect Built-In Self Test (Intel<sup>®</sup> IBIST) has features for the IOH's Intel QuickPath Interconnect and PCI Express interfaces. Intel IBIST is only available through the JTAG port using an externally enabled third party vendor. Contact your Intel Sales Representative for vendor information.

# **9.5 Hot-Plug Status Access**

System management has full access to the status and control registers for hot-plug events. PCI Express hot-plug events are controlled through configuration register access.

# **9.6 Link Status Indication**

Each Intel QuickPath Interconnect and PCI Express interface contains status bits to indicate if it is currently active and the frequency of operation. See [Table 9-1](#page-155-0).

**System Manageability**



## <span id="page-155-0"></span>**Table 9-1. Status Register Location Table**



# **9.7 Thermal Sensor**

The IOH integrates a thermal sensor that allows system management software to monitor and regulate the thermal activity levels in the die.

**§**



# **10 Power Management**

# **10.1 Introduction**

IOH power management is compatible with the *PCI Bus Power Management Interface Specification,* Revision 1.1 (referenced as PCI-PM). It is also compatible with the *Advanced Configuration and Power Interface (ACPI) Specification*, Revision 2.0b. The IOH is designed to operate seamlessly with operating systems employing these specifications.

### <span id="page-156-0"></span>**Figure 10-1. ACPI Power States in G0 and G1 States**



Platforms are expected to incorporate a system management controller, such as the BMC. Numbers of "P"-states cited in [Figure 10-1](#page-156-0) are examples ONLY. P-states supported by the platform should not be inferred from these examples.





#### <span id="page-157-0"></span>**Figure 10-2. Typical Platform Showing Power Saving Signals to BMC**

## **10.2 Supported Processor Power States**

Refer to [Table 10-1](#page-158-0) for examples. Since no Intel QuickPath Interconnect messages are exchanged upon C-state transitions within the processor sockets, the IOH is not involved.

Refer to [Table 10-2](#page-157-0) for further details connected with System (S) states.

## **10.3 Supported System Power States**

The supported IOH system power states are enumerated in [Table 10-1](#page-158-0). Note that no device power states are explicitly defined for the IOH. In general, the IOH power state may be directly inferred from the system power state.





#### <span id="page-158-0"></span>**Table 10-1. IOH Platform Supported System States**

The IOH platform supports the S0 (fully active) state since this is required for full operation. The IOH also supports a system level S1 (power-on suspend) state but the S2 is not supported. The IOH supports S4/S5 powered-down idle sleep states. In the S4/S5 states, platform power and clocking are disabled, leaving only one or more auxiliary power domains functional. Exit from the S4 and S5 states requires a full system reset and initialization sequence.

A request to enter the S4/S5 power states are communicated to the IOH by the ICH via the "*Go\_S3"* vendor defined message on the ESI interface. In response, the IOH will return an *"Ack\_S3"* vendor defined message to the ICH. Upon completion of this sequence, the IOH will tolerate the removal of all reference clocks and power sources. A full system initialization and configuration sequence is required upon system exit from the S4/S5 states, as non-AUX internal configuration information is lost throughout the platform. AUX power sources must remain "up."

## **10.3.1 Supported Performance States**

The IOH platform does not coordinate P-state transitions between processor sockets with Intel QuickPath Interconnect messages. As such, the IOH supports, but is uninvolved with, P-state transitions.

## **10.3.2 Supported Device Power States**

The IOH supports all PCI-PMI and PCI Express messaging required to place any subordinate device on any of its PCI Express ports into any of the defined device low power states. Peripherals attached to the PCI segments provided via the ICH/PXH components may be placed in any of their supported low power states via messaging directed from the IOH through the intervening PCI Express hierarchy.

In addition, the Crystal Beach integrated device (DMA) in the IOH can be placed in D0 or D3hot states by programming the PMCSR register of its power management structure. Any of the standard PCI Express ports<sup>1</sup> and ESI can be placed in D0 or D3hot states by programming the respective PMCSR registers.



Directly attached native PCI Express devices are not limited in their available low power states, although not all available states support the downstream device "wake-up" semantic.

## **10.3.3 Supported ESI Power States**

Transitions to and from the following Power Management states are supported on the ESI Link:

**Table 10-2. System and ESI Link Power States**

<b>System</b> <b>State</b>	<b>CPU State</b>	<b>Description</b>	<b>Link State</b>	<b>Comments</b>
S <sub>0</sub>	C <sub>0</sub>	Fully operational / Opportunistic Link Active- State.	LO/LOS	Active-State Power Management
S <sub>0</sub>	C <sub>1</sub>	CPU Auto-Halt	LO/LOS	Active-State Power Management
S <sub>1</sub>	C <sub>2</sub>	$(S1 \text{ same as } C1/C2)$	LO/LOS	Active-State Power Management
S3/S4/S5	N/A	STR/STD/Off	L <sub>3</sub>	Requires Reset. System context not maintained in S5.

# **10.4 Intel® QuickData Technology Power Management**

Chipset devices that implement Intel® QuickData Technology (formerly code named Crystal Beach) as well as client I/O devices that use Intel QuickData Technology may support different device power states. The IOH Intel QuickData Technology device supports the D0 device power state that corresponds to the "fully-on" state and a pseudo D3hot state. Intermediate device power states D1 and D2 are not supported. Since there can be multiple permutations with Intel QuickData Technology and/or its client I/O devices supporting the same or different device power states, care must be taken to ensure that a power management capable operating system does not put the Intel QuickData Technology device into a lower device power (for example, D3) state while its client I/O device is fully powered on (that is, D0 state) and actively using Intel QuickData Technology. Depending on how Intel QuickData Technology is used under an OS environment, this imposes different requirements on the device and platform implementation.

## **10.4.1 Power Management with Assistance from OS Level Software**

In this model, there is a Intel QuickData Technology device driver and the host OS can power-manage the Intel QuickData Technology device through this driver. The software implementation must make sure that the appropriate power management dependencies between the Intel QuickData Technology device and its client I/O devices are captured and reported to the operating system. This is to ensure that the operating system does not send the Intel QuickData Technology device to a low power (for example, D3) state while any of its client I/O devices are fully powered on (D0) and actively using Intel QuickData Technology. For example, the operating system might attempt to transition the Intel QuickData Technology device to D3 while placing the system into the S4 (hibernate) system power state. In that process, it must not

<sup>1.</sup> This is a Pseudo state. The IOH will not physically power down the logic associated with the PCI Express/ESI ports though the D3hot is supported. From Software point of view, it appears as if the device goes into D3hot. Future proliferations could consider real D3hot implementations on the PCI Express ports.



transition the Intel QuickData Technology device to D3 before transitioning all its client I/O devices to D3. In the same way, when the system resumes to S0 from S4, the operating system must transition the Intel QuickData Technology device from D3 to D0 before transitioning its client I/O devices from D3 to D0.

# **10.5 Device and Slot Power Limits**

All add-in devices must power-on to a state in which they limit their total power dissipation to a default maximum according to their form-factor (10W for add-in edgeconnected cards). When BIOS updates the slot power limit register of the root ports within the IOH, the IOH automatically transmits a Set\_Slot\_Power\_Limit message with corresponding information to the attached device. It is the responsibility of platform BIOS to properly configure the slot power limit registers in the IOH. Failure to do so may result in attached endpoints remaining completely disabled in order to comply with the default power limitations associated with their form-factors.

## **10.5.1 ESI Power Management**

- 1. The IOH sends the ACK-Sx for Go-C0, Go-C2, Go-S3 messages.
- 2. The IOH never sends an ACK-Sx unless it has received a Go-Sx.

## **10.5.1.1 S0 -> S1 Transition**

*Note:* Steps referring to SAL are for Intel Itanium Processors based systems only

- 1. The processor "monarch" thread spins on a barrier
- 2. The OSPM "monarch" performs the following functions:
	- Disables interrupts
	- Raises TPR to high
	- Sets up the ACPI registers in the ICH
	- Sets the fake SLP\_EN which triggers a SAL\_PMI
	- Spins on WAK\_STS
- 3. The SAL PMI handler writes the Sleep Enable (SLP\_EN) register in the Legacy Bridge. After this, the last remaining "monarch" thread halts itself.
- 4. The ICH responds to the SLP\_EN write by sending the Go\_C2 Vendor-Defined message to the IOH
- 5. The IOH responds to Go\_C2 by multicasting a NcMsgB-PMReq(S1) message to the CPUs
- 6. The CPUs respond by acknowledging the NcMsgB-PMReq(S1) message
- 7. The IOH responds to the NcMsgB-PMReq(S1)-Ack from the CPUs by sending the Ack C2 Vendor Defined message to the Legacy Bridge
- 8. The IOH and/or ICH may transition the ESI link to L0s autonomously from this sequence when their respective active-state L0s entry timers expire

#### **10.5.1.2 S1 -> S0 Transition**

- 1. The ICH detects a break event, for example, Interrupt, PBE and so on.
- 2. The ICH generates the Go\_S0 Vendor\_Defined message to the IOH
- 3. In response to reception of Go\_S0, the IOH multicasts a NcMsgB-PMReq(S0) message to the CPUs



4. After receiving responses to the NcMsgB-PMReqs, the IOH sends the Ack\_C0 Vendor\_Defined message to the ICH

## **10.5.1.3 S0 -> S4/S5 Transition**

In the S3 sleep state, system context is maintained in memory. In S3-Hot, the power may remain enabled except for the processor cores and Intel QuickPath Interconnect (note that the PWRGOOD signal stays active). The IOH/ICH ESI link and all standard PCI Express links will transition to L3 Ready prior to power being removed, which then places the link in L3. In S3-Hot, the link will transition to L3 Ready and remain in this state until reset asserts and then de-asserts, since power is not removed.

Refer to [Figure 10-3, "ICH Timing Diagram for S4,S5 Transition" on page 162](#page-161-0) for the general interaction between the IOH Chipset and the ICH.

## <span id="page-161-0"></span>**Figure 10-3. ICH Timing Diagram for S4,S5 Transition**



Refer to the [Chapter 14](#page-184-0) for the normal hard reset sequence that places the system back into S0.

## **10.6 PCI Express Interface Power Management Support**

The IOH supports the following link states:

- L0s as receiver and transmitter
- L1 link state
- L3 link state
- MSI or GPE event on power manage events internally generated (on a PCI Express port hot-plug event) or received from PCI Express
- D0 and D3 hot states on a PCI Express port



• Wake from D3hot on a hot-plug event at a PCI Express port

The IOH does *not* support the following link states:

- ASPM L1 link state
- L1a link state (L1a is supported on ESI)
- L2 link state (that is, no auxiliary power to the IOH)
- Inband beacon message on PCI Express

## **10.6.1 Power Management Messages**

When the IOH receives PM\_PME messages on its PCI Express ports (including any internally generated PM\_PME messages on a hot-plug event at a root port), it either propagates it to the ICH over the ESI link as an Assert/Deassert\_PMEGPE message or generates an MSI interrupt. If 'Enable ACPI mode for PM' in the Miscellaneous Control and Status Register (MISCCTRLSTS) is set, GPE messages are used for conveying PM events on PCI Express, else MSI mode is selected.

The rules for GPE messages are the similar to the standard PCI Express rules for Assert\_INTx and Deassert\_INTx:

- Conceptually, the Assert PMEGPE and Deassert PMEGPE message pair constitutes a "virtual wire" conveying the logical state of a PME signal.
- When the logical state of the PME virtual wire changes on a PCI Express port, the IOH communicates this change to the ICH using the appropriate Assert\_PMEGPE or Deassert\_PMEGPE messages. Note: Duplicate Assert\_PMEGPE and Deassert PMEGPE messages have no affect, but are not errors.
- The IOH tracks the state of the virtual wire on each port independently and present a "collapsed" version (Wire-OR'ed) of the virtual wires to the ICH.
- *Note:* Refer to [Chapter 8, "Interrupts"](#page-134-1) for details on how these messages are routed to the ICH over Intel QuickPath Interconnect.

## **10.7 Other Power Management Features**

## **10.7.1 Fine-Grained Dynamic Clock Gating**

The IOH employs a traditional leaf-level clock-enable to clock-gate re-synthesis scheme.

## **10.7.2 Core Power Domains**

- Intel ME: always "up"
- x16 PCIe link and protocol layers
- Everything else: shut down in standby.

## **10.7.3 L0s on Intel QuickPath Interconnect and PCIe**

- Initiated by sender occasionally.
- Expecting very short exit latency target.



## **10.7.4 L1 on Intel QuickPath Interconnect and PCIe**

L1 can also be used to save power during S1. On Intel QuickPath Interconnect, IOH needs to "wake-up-and-train" the link before propagating the S1-exit-to-S0 powercontrol message.

## **10.7.5 Static Clock Gating**

Turn off clocks to subsystems that are disabled.

**§**



# **11 Partitioning**

# **11.1 Partitioning Overview**

Partitioning allows a system to be divided into multiple virtual machines capable of running their own operating systems and applications. Multiple partitions can exist within a system, each of which is logically isolated from the other, providing different degrees of reliability and security depending on the particular type of partitioning. In all partitioning schemes, partitions are isolated from the OS and applications perspective. Partitioning can be static or dynamic. With static partitioning, the system is partitioned at boot time and re-partitioning requires reboot of the affected partitions. The partitioning is dynamic if resources can be added or removed from a partition without the need to reboot the system or the unaffected partitions. The IOH supports dynamic partitioning. Partitioning in the following sections is always assumed to be dynamic, unless otherwise stated. Dynamic partitioning requires additional OS support to add or remove resources from a virtual machine.

The granularity at which resources can be added to or deleted from a partition is referred to as a "module". The modules supported are dependent on the platform and partitioning technology. The partitioning could be coarse, where the module may be a field replaceable unit (FRU); or partitioning could be fine, at the level of individual I/O devices, CPU sockets, or CPU cores. On-line addition and deletion of a module from a running partition requires OS support. A module may be comprised of CPUs only, memory (+ memory controller), IO Hub, or some combination of the preceding, depending on the particular implementation and platform configuration. Partitioning control is done through system service processor(s) (SSPs), baseboard management controllers (BMCs) and/or protected firmware running on the processor(s).

Benefits of partitioning include:

- **Consolidation**: A single powerful system running different operating systems and applications, capable of managing multiple independent physical computers in the system.
- **RAS**: Improved availability as faults are isolated to individual partitions. Resources can be re-assigned to different partitions without rebooting the platform and potential minimization of system down time.
- **Development/validation environment**: New hardware and software updates can be tested in an isolated partition prior the migration to the system.
- **Gradual rebalance of resources:** Dynamic partitioning with hot-add and hotremove will allow hardware resources to be moved between partitions to optimize for the computer workloads. Dynamic partitioning also allows creation of more partitions or deletion of existing partitions without re-booting. This helps optimize the resources for the expected load.

## **11.1.1 Types of Partitioning**

Two types of partitioning supported by the IOH are described in this section: Hard, and Virtual partitioning. Generally there are two opposing requirements for partitioning: Isolation and Flexibility.

— **Isolation:** Refers to how well a partition is isolated from others. Greater isolation means better RAS – A failed partition cannot affect the operation of



another partition. Better isolation requires fewer shared components/hardware between partitions, and minimal software dependence.

Flexibility: Refers to the granularity of hardware resources that can be assigned to or removed from a partition, and flexibility refers to how freely one can allocate and share hardware resources between different partitions. Better granularity and flexibility requires more (finer) partitions and shared hardware/ software across partitions, and greater dependence on software to configure the partitions. Techniques that can get more flexibility tend to reduce isolation.

In general, the more flexible of the partitioning, the less the isolation. The relationship between partition type and the isolation/flexibility is illustrated in [Figure 11-1.](#page-165-0)

#### <span id="page-165-0"></span>**Figure 11-1. Partition Type and Isolation/Flexibility Chart**



The characteristics for each type of partition are described below:

- **Hard partitioning** 
	- Minimum granularity is at component level, for example, hardware components in the platform (CPU or chipset) are not shared across two or more partitions and any component is allocated to just one partition.
	- Only buses and links between components cross partition boundaries, and those will be disabled or inactive. Transactions are isolated to components assigned to the partition by disabling the links crossing partition boundaries.
	- Hardware errors in components and links are isolated to a partition at worst, and will not affect multiple partitions.
	- Even firmware cannot distinguish hard partition from full system once the links that cross the partition are disabled and partition is re-booted.

Hard partitioning provides the highest level of partition isolation, but limited granularity and flexibility. Maximum number of hard partitions supported in the IOH is the minimum of (Number of processors, Number of IOH, Number of legacy devices). The granularity may be even lower and at the FRU level (multiple components on a single board) and fixed by the system/platform architecture. Partitioning configurations may be further restricted (for example, it may not be possible to combine any IOH or IO devices with any processors to form a partition). Hard partitioning requires more components and may increase the hardware cost of the platform. Hard partitioning is more suitable for larger platforms that support the highest RAS features.



#### **• Virtual partitioning**

- Most of hardware is shared across partitions, with hardware firewalls used when hardware is switched from one partition to the other.
- Partition boundaries may not physically exist at any given instant and may depend more on the context switches so that hardware is assigned to different partitions at different times. The granularity may be individual processor threads and IO devices OR even those may be shared across partitions.
- Virtual partitioning requires a software layer called Virtual Machine Monitor (VMM) below the operating system. VMM is aware of partitions and resources shared across partitions. VMM manages the hardware and uses the mechanisms provided by hardware to assign/protect OS/applications of one partition from the other.

Virtual partitioning provides the least isolation as it requires most of the hardware and even VMM software to be shared by different partitions, but provides the greatest flexibility in configuring partitions. Virtual partitioning can create more partitions than the number of processors and IO devices in the system. Unlike hard partitioning, virtual partitioning does not require any specific hardware support and can be entirely supported by the software. However, isolation and performance can be improved by appropriate hardware mechanisms in processor and chipsets. Virtual partitioning is suited primarily for consolidation and balancing of resources across partitions to improve platform efficiency.

Both processor and IOH provide hardware mechanisms to support virtual partitioning. The IOH includes an address translation table which allows virtualization of the IO devices.

## **11.1.2 Configuration of Partition – Static & Dynamic**

Another main attribute of partitioning is the impact of changing partitioning configuration. The partitioning can be either static or dynamic.

**Static Partitioning** requires an operator to stop all CPU activities and shut down the system first, then take the steps to reconfigure the system. Reconfiguration is achieved either by manually changing the strap pins, or by outband agent configuring the partition CSRs of the chipset. Once the strap pins and CSRs are configured properly, a system wide reboot is issued. Upon reboot, the new configuration takes effect, and the system operates either in a single partition, or in multiple independent partitions. The benefit of static partitioning is its simplicity, but the drawback is the requirement to shut down the system.

- Benefit of Static Partitioning is its simplicity:
	- Requires no OS support
	- Requires little or no firmware support
	- Requires little BMC support
- Disadvantages of Static Partitioning are:
	- Requires halting all CPU activities and perform shutdown sequence
	- May require operator to manually change switches/straps for the new configuration
	- Requires system-wide reset to establish the new configuration

**Dynamic partitioning** differs from static partitioning in that reconfiguration of the system does not require the system to reboot. Consequently, dynamic partitioning allows the system to continue to operate while the system reconfiguration is in



progress. This is achieved through the hot add/remove (also termed as hot-plug/ remove) of modules. With hot add/remove support, components can be taken off-line from one partition by the hot remove operation, and later inserted to a different partition by the hot add operation. No physical addition or removal of the component actually takes place. In general, the out-of-band system manager (BMC) coordinates with the CPUs to perform these operations. BMC configures the CSRs in various components, and generates hot-plug interrupts to notify the system of the hot add/ remove requests. Upon receiving the hot-plug interrupt, the CPU performs the standard hot-plug operation and incorporates the new resources for merging, or removing the resources from its partition. The benefit of dynamic partitioning is the absence of rebooting the system. CPU in one partition can continue to operate, while the another partition is being created or merged. However, dynamic petitioning flow is significantly more sophisticated and requires substantial software and BMC support.

- Benefits of Dynamic Partitioning is partition/merge without shutting down the system:
	- Support through the hot-plug/remove flows of PCIe and Intel QuickPath Interconnect
- Disadvantage of Dynamic Partitioning is:
	- Dynamic flow is significantly more complex than static
	- Hot add/remove of CPU or IOH node requires sophisticated software and BMC support

Dynamic partitioning flow is detailed in the Common Platform Firmware Specification.

## **11.2 Hard Partitioning**

An IOH system can be hard partitioned into independent domains. This implies each partition contains a full set of hardware resources such that an operating system cannot distinguish between a partition and an unpartitioned system. The partitions do not share the interconnect fabric or hardware resources between them. This requires that the individual domain is constructed with separate hardware. Interactions between different partitions are minimized so that hardware or software failures in one partition do not affect other partitions in the system. Partition isolation is enhanced by disabling the links between the partitions. The primary driver for the hard partition model is to enable system consolidation and to avoid single points of failure.



<span id="page-168-0"></span>



[Figure 11-2](#page-168-0) shows an example of IOH hard partitioning. In this example of a 4-CPU system, the hardware resources are evenly divided into two partitions at component granularity (for example, no component can belong to two different partitions). The legacy devices and FWH are also replicated for each partition. Hard partitioning has the following features:

- **Isolation guaranteed by hardware**
	- Each partition is able to reset and boot without affecting the other
	- Errors/faults are contained within the partition
	- Each partition sees its own address space and system resources. System resources between partitions are not shared.
- **Serviceability minimal impact to up-time**
	- Partitions can be brought down for service independently (for example, to replace faulty parts)
	- System can hot-add and remove parts within a partition, or hot-add and remove the entire partition
- **Flexibility dynamically reconfigure partitions**
	- Split/merge partition via firmware support
	- Add/remove resources to a partition via hot add/remove
- **Hard Partition Support by the IOH**
	- Link disabled/isolation to divide system into partitions
	- Partition reset isolation ability to reset/re-boot components in a given hard partition

## **11.2.1 Hard Partitioning Topologies**

A system can be hard partitioned into independent domains. These domains do not share the interconnect fabric nor hardware components between them. Since the domains do not share the interconnects, some dynamic partitioning rules apply in a



hard partition system. [Figure 11-3](#page-169-0) illustrates an example of an invalid hard partition reconfiguration. In this example the system decides to re-allocate two yellow CPUs to the red partition. However, when the system hot-removes the left CPUs, it also cuts off the Intel® QuickPath Interconnect path of the right yellow CPU to the legacy bridge causing system failure. As a rule, hot remove of a CPU for hard partitioning must not cut off the Intel® QuickPath Interconnect path to a legacy IOH. This rule together with other rules are stated in the subsequent section.

#### <span id="page-169-0"></span>**Figure 11-3. Example of Dynamic Hard Partitioning Violation**



### **11.2.1.1 Hard Partitioning Topology Rules**

The following lists the hard partitioning topology rules.

- 1. Hot removal of a CPU for partitioning must not cut off the Intel QuickPath Interconnect path to the legacy IOH of an active CPU (see [Figure 11-3\)](#page-169-0)
- 2. At least one of the IOH(s) in the partition must be connected to a CPU in the same partition by the Intel QuickPath Interconnect. If none of the IOHs are connected to .<br>the Intel QuickPath Interconnect fabric, then there is no way for IO to reach the CPUs as the CPU does not have PCIe links.
- 3. It is not necessary for all CPUs in a partition to connect to an IOH as long as the rules above are satisfied.

CPUs support routing Intel QuickPath Interconnect traffic through them and have built-in routers. A CPU not connected to an IOH can route its traffic through other CPUs. There must be a path as all CPUs are connected in the Intel QuickPath Interconnect and at least one IOH that is connected to the Intel QuickPath Interconnect fabric.



- 4. All links between components assigned to different partitions are disabled.
- 5. There is no memory or I/O sharing between two hard partitions.

Generally a partition may consist of one or more FRUs (Field Replaceable Unit). An FRU is a minimum unit of hardware that is replaceable in the platform. the IOH expects that any FRU will belong to the same partition. Therefore, replacing a faulty FRU unit would have minimal impact to the system and only affects that partition (although the partition may have to be shut down). It is also possible to service a faulty FRU without affecting any partition if the FRU can be hot removed without having to shutdown the partition using that FRU.

The following figures illustrate different hard partitioning examples adhering to the rules above.

#### **11.2.1.2 Hard Partitioning in 2 IOH Configurations**

The following figures illustrate different examples of 2 IOH hard partitioned topologies. [Figure 11-4](#page-170-0) shows an example of how hard partitioning can be applied in a 2-CPU system.

#### <span id="page-170-0"></span>**Figure 11-4. Examples of Hard Partitioning in 2-CPU Systems**



[Figure 11-5](#page-171-0) shows two examples of hard partitioning in a 4-CPU system. For example, if CPUs are grouped with IOH1 to form partition 1, then the remaining CPUs can be grouped with IOH2 to form partition 2.





<span id="page-171-0"></span>**Figure 11-5. Examples of Hard Partitioning in Topology 4-2-F (4 CPU, 2 IOH)**

[Figure 11-6](#page-171-1) shows all legal hard partitioning in a 2-CPU and 4-CPU systems. Note that configurations that creates minimal hops between CPU and IOH is preferred. For example, the first configuration in the 2-CPU, and the first and second configurations in the 4-CPU.

<span id="page-171-1"></span>





# **11.3 Virtual Partitioning**

An IOH component must entirely belong to a single partition. Virtual partitioning is supported through software, however IOH provides Extended Intel VT-d technology that allows I/O device virtualization. Please refer to the virtualization chapter for more details.

# **11.4 Hard Partition System Address Model**

The system address model for the hard partition is identical to a system without partitioning. Each partition sees its own independent address space and system resources. There is no sharing of address space between partitions.

# **11.5 IOH Partitioning Support**

This section describes the hardware features supported by the IOH for hard partitioning. The main requirement for the partitioning support is the ability to recognize transactions from different partitions and isolate them to the resources in their respective partitions. Traffic in one partition should never go to the resources in another partition. For hard partitioning, most of the hardware requirements are platform related and have little impact to the IOH. These mechanisms are detailed in the subsequent sections:

- **Partition Isolation:** IOH partition isolation is achieved through the Intel QuickPath Interconnect NodeID-based routing, and disabling Intel QuickPath Interconnect links at the partition boundary. A transaction targeting a specific node (belonging to a specific partition) is routed to the target based on the NodeID. The target NodeID is generated by the requesting component through the lookup of the source address decoder. By providing the proper programming of the source decoders, the address referenced by a CPU or IOH can only be directed to a component within its partition. In addition, the Intel QuickPath Interconnect links at the partition boundary can be electrically disabled to further isolate hard partitions. Therefore, partition isolation is achieved through the standard Intel QuickPath Interconnect functionality of the source address decoder and disabling of Intel QuickPath Interconnect ports. IOH provides no special hardware support for partitioning management.
- **Partition management:** IOH partitioning is managed by the BMC through the console interface. An operator can convey the desired partition topology to the BMC. The BMC conducts the programming of the NodeIDs of the components and the disabling/enabling of the Intel QuickPath Interconnect interface. Firmware then coordinates with BMC to provide proper programming of the source address decoders. The programmability of the NodeIDs and the Intel QuickPath Interconnect interface are parts of the standard Intel QuickPath Interconnect support. IOH provides no special hardware support for partitioning management.
- **Partition Reset:** Hard partition reset initializes all components within the partition to their reset default state. Since hard partitioning guarantees hardware isolation by disabling the links between the partition boundaries, a hard reset can be applied to a partition as if it were an independent machine. The partition reset is isolated within a partition. Resetting one partition does not affect functions of another partition. Partition reset could be generated by software with CF9 write to the active ICH in the partition, or any other reset source to the active ICH. These events will eventually cause the assertion of the PLTRST# reset output in the ICH. When this occurs, ICH puts itself in the reset state, and the assertion of PLTRST $#$ can be used to drive partition reset. Platform hardware is responsible for driving



partition specific resets and in particular must account for the change in reset routing during partition transitions.

## **11.5.1 Considerations for Multiple ICHs in a Partition**

Domain partitions that contain multiple ICHs must only have one active ICH within that partition. Each partition must have one designated legacy IOH where the active ICH must be connected via the ESI port. Any ICH connected to a non-legacy IOH must be at a minimum disabled by holding it in a reset state by inhibiting the VRMPWRGOOD signal while the POWROK signal performs its normal sequence. The IOH Strapping configuration for non-legacy IOH with a disabled ICH connected to the ESI port should be as follows: LEGACYIOH =  $0$ , FWAGNT\_ESIMODE = 0.

**§**



# **12 Scalable Systems**

# **12.1 Introduction**

This chapter will describe the requirements and limitations of systems above four sockets.

## **12.2 Intel QuickPath Interconnect Standard and Extended Headers**

The IOH will support a maximum 5-bit NodeID with standard headers, and 6-bit NodeID with extended headers, which limits it to 32 or 64 NodeIDs. When more than this limit of NodeIDs is required in a system, a node controller must be used as a proxy for the additional agents. [Figure 12-1](#page-174-0) shows an example of an 8 socket system configuration with node controllers.

#### <span id="page-174-0"></span>**Figure 12-1. Example NodeID Assignment for 2-Cluster System with 4S Clusters**



# **12.3 Broadcast from IOH**

## **12.3.1 Coherent**

Source broadcasting snoops use either a 32-entry or 64-entry broadcast vector, corresponding to a 5-bit or 6-bit NodeID limit for standard or extended headers, respectively. A hierarchical bridge (OEM component) within the local cluster can be used to manage coherency of non-local clusters.

The other option for dealing with coherency is to switch to a home node based scheme. In this scheme, source broadcast is turned off and the home agent will ensure coherency. This could be done by home node broadcast or by a directory based flow.



## **12.3.2 Non-Coherent (IA-32 Only)**

IA-32 interrupts may broadcast to other caching agents. The broadcast vector within the IOH only targets 32 or 64 NodeIDs. Any broadcast outside the local cluster requires a hierarchical controller to send the requests to other agents.

*Note:* Physical APICID mode targets one NodeID such that broadcast is not required. All interrupts will be directed to either a local socket or the node controller.

## **12.3.3 Lock Arbiter (IA-32 Only)**

IOH supports the outbound locks in IA-32. This requires a "Lock Arbiter" to arbitrate in the case of multiple agents. IOH has implemented a "Lock Arbiter" with an arbitration queue of 8 deep, which limits its scaling to 8 lock sources. This will equate to 8 sockets for the Intel Xeon processor 7500 series.

When scaling beyond 8 lock sources there are two options: (1) use a OEM "Lock Arbiter" that can support more than 8 sources, or (2) use a hierarchical controller to queue requests from remote clusters to ensure the IOH "Lock Arbiter" does not receive more the 8 simultaneous requests.

The "Lock Arbiter" in IOH can only support broadcast to the local cluster via a 32-entry or 64-entry broadcast vector. Beyond the 6-bit NodeID targets, a hierarchical controller must act as a proxy to remote clusters.

## **12.3.4 Quiesce Master**

Quiesce Master functionality exists in the IOH which will quiesce all agents in the quiesce list. This list can only target 64 agents with a 6-bit NodeID. Software controls the initiation and completion of this flow via configuration registers within the IOH. In some systems the target lists will be both CPU and IOH. In others it may include only the IOH, and each CPU will be quiesced via its own configuration register.

In a hierarchical system there are two options for handling this flow: (1) the Node Controllers could forward the broadcast of StopReq\*/StartReq\* to each cluster, and ensure that completion is only given to the Quiesce Master after each of the remote cluster has completed each phase, or (2) software could control quiesce independently in each of the clusters, thus removing the need for node controller involvement.

## **12.4 Source Address Decoder**

The source address decoder in the IOH will support 16 decoder entries for memory space (DRAM and MMIOL/H). Each entry has the ability to do a low-order interleave across 8 NodeIDs.

The source address decode methodology leads to flat scaling limitations. The more home agents that exist, the more regularity required in the memory population to fit them within the 16 entry limit. There is also a strict limit on the number of targets the I/O decoder can target. For LocalxAPIC and Legacy I/O, only 8 NodeIDs can be targeted directly, which limits the flat system to 8 IOHs and 8 sockets. Scaling beyond this requires a hierarchical Node controller to decode outside of the local cluster.

Scaling with a hierarchical controller is limited by the I/O decoder's ability to divide its address space because the range is handled by a single decoder. MMIOL and LocalxAPIC have ranges separated into local and remote ranges, where the local range



is interleaved across the target list, and the remote range targets a single NodeID corresponding to the node controller. This method in IOH assumes a maximum of 64 clusters.

*Note:* The Intel Xeon processor 7500 series Source Address Decoder (SAD) model has similar alignment and interleave constraints to IOH. The Intel Itanium processor 9300 series has a SAD with more restrictive alignment and a 16-way interleave.

## **12.5 Performance**

The IOH queues are sized for 4 socket system latencies achieving peak bandwidth on Intel QuickPath Interconnect and PCI Express for inbound reads and writes to DRAM. Therefore, the larger latencies seen in larger platforms with greater than 4 sockets will result in reduced performance. In hierarchical systems, this problem may be addressed by NUMA software optimizations that direct I/O traffic to local sockets.

## **12.6 Time-Out**

Requirements grow for large system time-outs. IOH provides the ability to program the time-out on requests generated on the Intel QuickPath Interconnect to 43 seconds to meet large system requirements. Special consideration must be taken with PCI Express I/O cards. The current PCI Express specification requires a maximum time-out value of 50 ms, which is below the value necessary for large systems, although extensions have been added to allow growth to 64 sockets. Systems with larger time-out requirements may need non-standard cards to workaround this issue.

# **12.7 PCI Segments**

PCI bus numbering is limited to only 256 buses. The method to extend this is called "PCI Segments", which is a method to create multiple 256 bus segments in one system.

Requirements for segment support are:

- Peer-to-peer traffic allowed only within a segment
- Segments will be supported on an IOH granularity
- Processor address decode must have the ability to support multiple segments

# **12.8 Flat System Configurations**

Flat system configurations are limited to 32 NodeIDs in standard header mode (5-bit) or 64 NodeIDs in extended header mode (6-bit). In standard header mode this inherently limits their scaling to support a maximum of 8 sockets, where the processor uses 3 NodeIDs each, and the remaining NodeIDs are allocated to the IOH.

The Intel Itanium processor 9300 series uses 5 nodeIDs per socket (4-caching agents, 1 configuration agent). This results in limiting Intel Itanium processor 9300 series-based platforms flat scaling with IOH to only 4S with standard headers or 8S with extended headers.

The home agent limits the number of the requests that each source may send to it. The limit is based on the ability to divide the home tracker among all the sources in the system. Some processors may limit the IOH to only 16 requests per home. If this occurs, then IOH will only be able to utilize 128 of the 256 ORB entries. This will result in a reduction in peak bandwidth from the IOH.



**Figure 12-2. 8 Processor Topology Example** 

<span id="page-177-0"></span>

[Figure 12-2](#page-177-0) is an example configuration that is a "glueless" eight processor platform with four IOH components. Four hard partitions are possible.





[Figure 12-2](#page-177-0) is an example configuration that is a "glueless" eight processor platform with eight IOH components. Eight hard partitions are possible. This example is only possible by using the extra Intel QuickPath Interconnect link provided by the Intel Itanium processor 9300 series.



# **12.9 Hierarchical System Configurations**

Hierarchical systems use the basic 2 or 4 socket system building blocks and a "hierarchical controller" that manages coherency outside of that block. The controller could broadcast snoops to other clusters or include a full or partial directory that filters snoops outside of the local cluster. See the example in [Figure 12-4](#page-178-0). In this system type, the memory controller on the processor can be used without any special directory in the home agent. The CPU only supports 4 Intel QuickPath Interconnect links which limits its configurablity in hierarchical systems. In this example, the cross-CPU Intel QuickPath Interconnect link, shown as a dashed line, could be removed.

Hierarchical system options/requirements:

- Hierarchical controller must do address decode to locate remote cluster and target NodeID within the remote cluster
- Source broadcast snooping may occur within the local cluster, but the hierarchical controller is responsible for all coherency outside of the local cluster
- Non-coherent broadcast requests may be done within the local cluster, but the hierarchical controller is responsible for broadcast in all remote clusters
- When there are more then 8 Lock sources in a system, there are two options: (1) Node Controller implements a lock arbiter, or (2) Node Controller queues locks to ensure the IOH with the Lock arbiter never receives more then 8 simultaneous locks.

#### <span id="page-178-0"></span>**Figure 12-4. Hierarchical System Example**







**§**


# **13 Intel® Management Engine**

This section includes details of the management interfaces for the platform, including the Reduced Media Independent Interface (RMII), and the Control Link (CLink).

# **13.1 Intel Management Engine Overview**

The Intel Xeon processor 7500 series-based platform implements an Intel<sup>®</sup> Management Engine (Intel<sup>®</sup> ME) subsystem to provide Intel Server Platform Services (SPS) functionality. One hardware implementation is an optional discrete Baseboard Management Controller (BMC) component which can be used for manageability functions. The BMC allows the user to monitor and log the state of the system by utilizing out-of-band operations to determine the last operating state of the system.

The SPS on the Intel ME functions as satellite controller services to a typical system BMC that OEMs integrate. It does not serve as a standalone complete management solution. Also, at this time, the RMII interface is not planned to be used and as such does not need to be connected to anything. The BMC will handle access to LAN devices, and the ME acts only as satellite functions behind the BMC. Also, it is currently planned to make these services work without requiring discrete DRAM for Intel ME.

# **13.2 Management Engine External Interaction**

This section describes the Intel ME interaction with the other entities in the platform. Although the interface to the other units within the IOH are beyond the scope of this document, this section highlights the software visible elements.

# **13.2.1 Receive**

Intel ME can receive transactions from the CPU (host) and the Controller Link interface (CLINK).

The host accesses the Intel ME through a variety of software interfaces.

# **13.2.2 Transmit**

Intel ME accesses to system memory are subject to Intel VT-d translation accesses.

# **Table 13-1. Signal Type Definition (Sheet 1 of 2)**







# **Table 13-1. Signal Type Definition (Sheet 2 of 2)**



# **Figure 13-1. Example of Intel ME Configuration with Intel SPS Implementation**





# **13.3 Controller Link (CLINK)**

The Controller Link (CLINK) is the private low pin count, low power communication interface.

[Table 13-2](#page-182-0) describes the CLINK signal names connected between the IOH and Intel ME.

# <span id="page-182-0"></span>**Table 13-2. Controller Link Interface**



# **13.4 MESW Register**

*Note:* The MESW CSR can only be accessed in the S0 power state. If firmware tries to read or write this CSR when the IOH is in any other S-state, it may cause a hang.

# **13.4.1 MESW\_CBM\_OVR\_CTRL: Config Busmaster Override Control**







**§**



# **14 Reset**

# **14.1 Introduction**

This chapter describes IOH-specific aspects of hardware reset. Subsequent I/O initialization procedures requiring configuration register dialogue are not described in this chapter.

# **14.1.1 Reset Types**

## **• Power-Up Reset**

Power-up reset is a special case of Power Good reset. It consists of energizing the power rails and involves the assertion of the COREPLLPWRDET signal to the IOH.

## **• Power Good Reset**

Power Good reset involves the deassertion of the COREPWRGOOD and AUXPWRGOOD signals, and is part of Power-up reset. Deassertion of COREPWRGOOD and AUXPWRGOOD can happen at any time, and is not necessarily associated with Power-up reset. The Power-Good reset spawns Intel QuickPath Interconnect, ESI, PCI Express, SMBus, and JTAG resets. "Surprise" Power-good reset clears program state, can corrupt memory contents, clears error logs, and so on, and therefore, should only be used as a last resort in extreme lock-up situations.

## **• Hard Reset**

Hard reset involves the assertion of the CORERST\_N signal, and is part of both Power-up and Power-Good reset. Hard reset is the "normal" component reset, with relatively shorter latency than either Power-up or Power-Good, particularly in its preservation of "sticky bits" (for example, error logs and power-on configuration (that is, Intel QuickPath Interconnect link initialization packet "4"s). Hard reset preserves hard partitions, and sets the phase on PLL post-dividers. The hard reset spawns Intel QuickPath Interconnect, ESI, PCI Express, and SMBus resets. "Surprise" hard reset clears program state, can corrupt memory contents, etc., and therefore, should only be used as a means to un-hang a system while preserving error logs which might provide a "trail" back to the "fault" that caused the "hang". When a hard reset is issued via an external tool warm reset and calibration is bypassed via PHCTR, Intel QPI links do not train. This is due to ICOMP and RCOMP not being restarted after an external tool warm reset with calibration bypassed. When Intel QPI calibration is bypassed, a hard reset is not associated with Powerup or Core Powergood reset is not permitted. This may result in the Intel QPI links not training.

# **• Intel QuickPath Interconnect PHY Layer Hard and Soft Reset**

protocols will resume normal operation when the LLR is complete.

There are two resets in the Intel QuickPath Interconnect PHY layer: hard and soft. Both resets only reset the PHY Layer of the Intel QuickPath Interconnect port. There are individual PHY hard and soft resets for each Intel QuickPath Interconnect port. PHY layer resets are completely orthogonal to Link layer resets. CSR bits with attribute type "P" and "PP" get reset on hard reset. CSR bits with attribute type "PP" get reset on soft reset. Refer to the Intel QuickPath Interconnect Specification for details on the differences and how soft/ hard resets are initiated. If an Intel QuickPath Interconnect PHY hard or soft reset occurs when the Link Layer is active, the Link Layer will initiate a Link Layer Retry (LLR) to resend any Flits that were dropped during the PHY Layer reset. The Link and higher layer



## **• Intel QuickPath Interconnect Link Layer Reset**

There are two resets in the Intel QuickPath Interconnect Link Layer: hard and soft. Both resets only reset the Link Layer of the Intel QuickPath Interconnect port. There are individual link hard and soft resets for each Intel QuickPath Interconnect port. Link Layer resets are completely orthogonal to PHY Layer resets (except under special circumstances defined in the Intel QuickPath Interconnect specification section covering Link Layer Initialization). In the event that a Intel QuickPath Interconnect Link Layer reset occurs while a protocol layer packet is being processed by the Link Layer, the Intel QuickPath Interconnect provides no method for the protocol layer to recover. Therefore, in order to avoid data corruption, a Link Layer reset may only be asserted when the Intel QuickPath Interconnect port is idle. The difference between the Link Layer hard reset and Link Layer soft reset is the following: 1) Link Layer hard reset is initiated by a write to the Intel QuickPath Interconnect specification defined register bit (QPILCL[1]), which takes effect immediately, resulting in link layer re-init which clears all link layer state and resets all CSR bits with attribute type "N"; 2) Link Layer soft reset is initiated by a write to the Intel QuickPath Interconnect specification defined register bit (QPILCL[0]), which takes effect after 512 Intel QuickPath Interconnect core clock ("16UI") cycles, resulting in link layer re-init, which clears all link layer state and resets all CSR bits with attribute type "NN".

#### **• PCI Express Reset**

PCI Express reset combines a physical-layer reset and a link-layer reset for a PCI Express port. There are individual PCI Express resets for each PCI Express port. It resets the PCI Express port, for first initialization after power-up, exit from a power-off system-management sleep state, or such as a fault that requires an individual reset to un-hang a particular PCI Express port.

#### **• JTAG Reset**

JTAG reset resets only the JTAG port. JTAG reset does not reset any state that is observable through any other interface into the component (for example, CSRs, and so on).

## **• SMBus Reset**

SMBus Reset resets only the slave SMBus controller. SMBus reset does not reset any state that is observable through any other interface into the component (for example, CSRs, and so on).

- **Intel® Trusted Execution Technology (MLINK Bus Reset)** An MLINK reset resets only the MLINK controller.
- **RMII Bus Reset**

An RMII reset resets only the RMII controller.

- **Intel® Trusted Execution Technology (Intel® TXT) Reset** Intel<sup>®</sup> Trusted Execution Technology (Intel<sup>®</sup> TXT) reset is a mechanism that stops the platform due to a security violation. It is a trigger for a HARD reset.
- **CPU Warm Reset (Supported by Intel Xeon processor 7500 series-based platform Only)**

A CPU can reset the CPUs and only the CPUs by setting the IOH.SYRE.CPURESET bit. System validation uses this feature to quickly initiate tests, averting the aeons

of test time required to navigate through an entire HARD reset. Setting the IOH.SYRE.CPURESET has no effect after LT.SENTER or while LT.SENTER.STS is set.

# <span id="page-186-1"></span>**14.1.2 Reset Triggers**

Possible triggers for reset:

- Energize power supplies
- COREPWRGOOD deassertion
- CORERST\_N assertion with IOH.SYRE.RSTMSK = 0
- IOH.QPILCL[0]
- IOH.QPILCL[1] QPILCL is a standard Intel QuickPath Interconnect control register
- Loss of Received Clock
- Receipt of Link Initialization Packet
- IOH.BCR.SRESET BCR is a standard PCI Express control register
- TRST\_N assertion or TCK/TMS protocol
- SMBus protocol
- MLRST\_N assertion
- AUXPWRGOOD de-assertion
- RMII protocol
- IOH.SYRE.CPURESET

# **14.1.3 Trigger and Reset Type Association**

[Table 14-1](#page-186-0) indicates Reset Triggers initiate each Reset Type.

# <span id="page-186-0"></span>**Table 14-1. Trigger and Reset Type Association**



*Note:* Auxiliary power-up, power good, or Hard reset without an equivalent core reset is not allowed.



# **14.1.4 Domain Behavior**

This is how each of the domains is treated during reset:

• Unaffected by reset:

— PLLs

- Indirectly affected by reset:
	- Strap flip-flops: Hold last value sampled before COREPWRGOOD assertion
	- Analog I/O compensation: Only triggered by link power-up
- JTAG:
	- Asynchronous COREPWRGOOD deassertion, COREPWRGOOD deasserted, asynchronous TRST\_N assertion, TRST\_N asserted, or synchronous TCK/TMS protocol navigation to reset state: reset.
- SMBus:
	- Asynchronous COREPWRGOOD deassertion, COREPWRGOOD deasserted, hard reset assertion, or synchronous SMBus reset protocol: reset.
	- Signals are deasserted after hard reset assertion, signals are observable after hard reset deassertion
- Sticky configuration bits:

Per port, Intel QuickPath Interconnect Link layer bits except QPILCL.1 are sticky when the QPILCL.1 configuration bit is set.

Per port, Intel QuickPath Interconnect Physical-layer bits except QPIPHCL.1 are sticky with the QPIPHCL.1 configuration bit is set.

- Asynchronous COREPWRGOOD deassertion, COREPWRGOOD deasserted: defaults.
- (synchronized CORERST\_N assertion or synchronized CORERST\_N asserted) while COREPWRGOOD asserted: no-change.
- Tri-state-able outputs:
	- Asynchronous COREPWRGOOD deassertion, COREPWRGOOD deasserted: tristate.

Place outputs in tri-state or electrical-disable when COREPWRGOOD is deasserted.

- PCI Express:
	- Asynchronous COREPWRGOOD deassertion, COREPWRGOOD deasserted: Electrical idle and reset
	- COREPWRGOOD asserted, one cycle after synchronized CORERST\_N assertion, BCR.SRESET set: link down (one per port)
	- CORERST\_N deassertion, BCR.SRESET cleared: initialize, train, link up
- Intel QuickPath Interconnect:
	- See [Section 14.1.6.](#page-190-0)
- ESI:
	- Asynchronous COREPWRGOOD deassertion, COREPWRGOOD deasserted: tristate and reset.
	- COREPWRGOOD asserted, one cycle after synchronized CORERST\_N assertion: link down



- CORERST\_N deassertion: initialize, train, link up
- Processor CORERST\_N cycle counter extinguished: send ESI.CPU\_Reset\_Done

# **14.1.5 Reset Sequences**

Reset sequences are specified by a lexical "grammar":

- "Trigger = trigger list:": one or more items from Section  $14.1.2$ , "Reset Triggers" [on page 187.](#page-186-1)
- "{A, B,...}": Logically "OR"-ed list
- Following the trigger list:

"Synchronous" indicates synchronous edge-sensitive trigger synchronized to a clock.

"Synchronized" indicates asynchronous edge-sensitive trigger synchronized to a clock.

"Asynchronous" indicates level-sensitive trigger asynchronous to any clock.

• "Condition" indicates trigger qualifier. Condition must be valid for trigger to be recognized.

A bulleted list of "actions" follow the trigger and condition specifications:

• "->" within bullet: sequential execution.

## **14.1.5.1 Power-Up**

Trigger = energize power supplies and stabilize master clock inputs with COREPWRGOOD deasserted ->

• - > Toggle clock trees.

# **14.1.5.2 COREPWRGOOD Deasserted**

Trigger = COREPWRGOOD deassertion: asynchronous ->.

Condition = Power and master clocks remain stable.

- -> Tri-state other I/O.
- -> Toggle PLL outputs.
- -> Reset I/O Ports.

### **14.1.5.3 COREPLLPWRDET Assertion**

Trigger = COREPLLPWRDET assertion: asynchronous ->

- -> PLLs acquire lock ->.
- -> PCI Express, ESI, and Intel QuickPath Interconnect interfaces complete calibration.

Calibration is initiated as soon as internal clocks are stable.

# **14.1.5.4 COREPWRGOOD Assertion**

Trigger = COREPWRGOOD assertion: synchronized ->.

Condition = Voltages are within specifications. Master clocks are stable. The TCK signal may be in any state.

• -> Sample straps.



**Reset**

- -> Un-tri-state I/O.
- -> Hold Intel QuickPath Interconnect, PCI Express, ESI links down.

### **14.1.5.5 Hard Reset Asserted**

Trigger = CORERST\_N assertion: synchronized ->.

Condition = COREPWRGOOD is asserted.

Consequence = All buffered writes may be dropped.

- -> Protect sticky configuration bits.
- -> Synchronously assert internal asynchronous flip-flop initialization inputs.
- -> Private JTAG chains may be reset.
- -> Reset Intel QuickPath Interconnect, PCI Express and ESI protocol -> Take PCI Express and ESI links down.

## **14.1.5.6 Hard Reset Deassertion**

Trigger = CORERST\_N deassertion: synchronized ->.

Condition = COREPWRGOOD is asserted.

Consequence = Inputs from buses tri-stated during reset are masked until it is guaranteed that bus values are electrically and logically valid.

- -> Allow normal operation of sticky configuration bits.
- -> Initialize Intel QuickPath Interconnect, PCI Express and are links -> Engage Intel QuickPath Interconnect, PCI Express and are link training -> Bring Intel QuickPath Interconnect, PCI Express and ESI links up.

#### **14.1.5.7 IOH PCI Express\* Reset Asserted**

Trigger = BCR.SRESET set: synchronous ->.

• -> Initialize PCI Express protocol -> Take PCI Express link down.

#### **14.1.5.8 IOH PCI Express Reset Deasserted**

Trigger = BCR.SRESET cleared: synchronous ->

• -> Initialize PCI Express link -> Engage PCI Express link training -> Bring PCI Express link up.

## **14.1.5.9 Intel QuickPath Interconnect Link Reset Assertion**

Triggers = {IOH.QPILCL[0] (Link Layer Hard Reset) set to '1'; IOH.QPILCL[1] (Link Layer Soft Reset) set to '1'; Receive Link Training Packet}: synchronous ->

->Take Intel QuickPath Interconnect link to link initialization

# **14.1.5.10 Intel QuickPath Interconnect Link Reset De-Assertion**

There are no persistent Intel QuickPath Interconnect Link Reset sources. The Intel QuickPath Interconnect Link Reset proceeds through link initialization to full Intel QuickPath Interconnect protocol operation upon detection of Intel QuickPath Interconnect Link Reset Assertion.



# **14.1.5.11 JTAG Reset Assertion**

Triggers ={TRST\_N assertion: asynchronous; TMS asserted for five TCK rising edges: synchronous}  $\mathbf{-}$  $>$ .

• - > Initialize JTAG.

# **14.1.5.12 JTAG Reset Deassertion**

Trigger = TRST\_N deassertion: asynchronous ->.

• -> Release JTAG port and to operate normally.

# **14.1.5.13 CLINK Reset Assertion (Intel Xeon Processor 7500 Series based Platform Only)**

Triggers =CLRST\_N assertion: asynchronous ->

• - > Initialize CLINK port.

# **14.1.5.14 CLINK Reset De-Assertion (Intel Xeon Processor 7500 Series based Platform Only)**

Trigger =  $CLRST$  N de-assertion: asynchronous ->

• -> Release CLINK port and to operate normally.

## **14.1.5.15 SMBus Reset Sequence**

Trigger = SMBus: synchronous ->.

• - > Reset SMBus interface.

# **14.1.5.16 RMII Reset Sequence (Intel Xeon Processor 7500 Series based Platform Only)**

Trigger = RMII protocol: synchronous ->

• -> Reset RMII interface

# <span id="page-190-0"></span>**14.1.6 Intel QuickPath Interconnect Reset**

The Link Training and Status State Machine (LTSSM) as well as any self test, BIST, or loopback functions in the Intel QuickPath Interconnect link must be built around and compatible with the IOH's reset protocols, which includes core logic, power supply sequencing, and the calibration of other analog circuits such as PCI Express I/O, ESI I/O, and PLLs. Platform determinism is enforced at the CPU socket.

**Reset**



# **Figure 14-1. Physical Layer Power-Up and Initialization Sequence**



# **14.1.6.1 Inband Reset**

An inband reset mechanism is used for Intel QuickPath Interconnect Soft Reset. The inband reset is initiated by stopping a Forwarded Clock, and detected by observing the absence of an expected Received Clock transition, ultimately resulting in a link failure.

An inband reset is not a power-up link reset. An inband reset is only defined for a link that is up and running. Loss of Forwarded Clock prior to the completion of the first detect state after power-up will not result in an inband reset.









# **Table 14-2. Intel QuickPath Interconnect Inband Reset Events**



# **14.2 Platform Signal Routing Diagram**

# **Figure 14-3. Basic Reset Distribution**



# **Figure 14-4. Basic MP System Reset Distribution**





# **14.3 Platform Timing Diagrams**

The following diagrams represent platform reset timing sequences without BMC presence. With a BMC:

- Intel QuickPath Interconnect link initialization may stall indefinitely between:
	- Completion of physical initialization, and
	- Transfer of the first outbound link initialization packet. Stall is not allowed if the Physical layer was initialized but the Link layer was not.



**Figure 14-5. Power-Up (example)**

<span id="page-195-0"></span>





# <span id="page-196-0"></span>**Figure 14-6. COREPWRGOOD Reset (example)**



**Figure 14-7. Hard Reset (Example)**

<span id="page-197-0"></span>



# <span id="page-198-1"></span>**Figure 14-8. IOH CORERST\_N Re-Triggering Limitations**



[Table 14-3](#page-198-0) specifies the timings drawn in [Figure 14-5](#page-195-0), [Figure 14-6](#page-196-0), [Figure 14-7](#page-197-0), and [Figure 14-8.](#page-198-1) Nominal clock frequencies are described. Specifications still hold for derated clock frequencies.

## <span id="page-198-0"></span>**Table 14-3. Core Power-Up, Core POWERGOOD, and Core Hard Reset Platform Timings (Sheet 1 of 2)**



**Reset**



## **Table 14-3. Core Power-Up, Core POWERGOOD, and Core Hard Reset Platform Timings (Sheet 2 of 2)**



**§**



# **15 Component Clocking**

# **15.1 Component Specification**

# **15.1.1 Reference Clocks**

The QPI{0/1}CLK reference clock is the core PLL reference clock, operating at 133 MHz; the reference clock frequency is common between all Intel QuickPath Interconnect agents. This mesochronous reference clock requires no phase matching between agents, tolerating zero ppm frequency offset between agents.

The PE{0/1}CLK is the reference clock supplied to the IOH for PCI Express and ESI interfaces, and operates at 100 MHz.

The Intel QuickPath Interconnect interface's phit frequency domain is derived from the QPI{0/1}CLK reference clocks.

When QPIxCLK spectrum spreading is disabled, the PCI Express links can operate mesochronously (zero ppm frequency tolerance between PCI Express agents) or plesiochronously (a few hundred ppm frequency tolerance between PCI Express agents) while the PExCLK and QPIxCLK domains operate mesochronously.

When QPIxCLK spectrum spreading is enabled, a PCI Express link operating plesiochronously (because both ends' master clocks are derived from the different oscillators) prevents ratioed PExCLK:QPIxCLK domains, necessitating "asynchronous" data transfer between domains.

Asynchronous PExCLK reference clocks may be derived from different oscillators.

# **15.1.2 JTAG**

The JTAG clock, TCK, is asynchronous to core clock. For private TAP register accesses, one TCK cycle is a minimum of 12 core cycles. The TCK high time is a minimum of 6 core cycles in duration. The TCK low time is a minimum of 6 core cycles in duration.

For public TAP register accesses, TCK operates independently of the core clock.

# **15.1.3 SMBus**

The SMBus clock is synchronized to the Intel QuickPath Interconnect core clock. Data is driven into the IOH with respect to the serial clock signal. Data received on the data signal with respect to the clock signal will be synchronized to the core. The serial clock can not be active until 10 mS after RST\_N de-assertion. When inactive, the serial clock should be de-asserted (High). The serial clock frequency is 100 KHz.

# **15.1.4 Hot-Plug Serial Buses**

The PCI Express hot-plug Virtual Pin Interface clock is a dedicated SMBus interface; the PCI Express Hot-Plug signals reside on this serial interface. The serial clock frequency is 100 KHz. This clock is not available during standby.



# **15.1.5 RMII Bus**

The RMII reference clock frequency is 50 MHz, which is available during standby.

If the RMII bus is not used, the RMII reference clock input pin can be tied to ground through a resistor.

# **15.1.6 CLINK Bus**

The CLINK reference clock frequency is 66 MHz, which is available during standby.

# **15.1.7 Intel Management Engine Clock**

The Intel Management Engine (Intel ME) can handle a reference clock frequency of 133 MHz or 100 MHz which must be provided for Intel ME operation. The Intel ME's 200 MHz DDRCLK[P/N] clock output is derived from this reference clock.

For a non-Intel ME configuration it is optional to omit the reference clock to the Intel ME with certain restrictions. While this configuration may slightly improve platform BOM for non-Intel ME-based systems, it is not recommended unless absolutely sure that no future desire to operate Intel ME firmware on this platform will arise.

**Table 15-1. The Clock Options for a Intel ME and Non-Intel ME Configuration System**

Reference clk <b>Source</b>	<b>Intel ME-</b> <b>USED System</b>	<b>Intel</b> <b>ME-UNUSED</b> <b>System</b>	<b>Notes</b>
133 MHz	Support	Support	DDRFREQ[3:2] tied to '00
100 MHz	Support	Support	DDRFREQ[3:2] tied to '01
No CLK	Configuration is not supported	Support	This configuration is only for ME-Unused system. ME CLK SRC must be tied to 0 if no reference clock is provided.

# **15.1.8 Clock Pin Descriptions**

# **Table 16-1. Clock Pins (Sheet 1 of 2)**





## **Table 16-1. Clock Pins (Sheet 2 of 2)**



# **15.1.9 High Frequency Clocking Support**

# **15.1.9.1 Spread Spectrum Support**

The IOH supports Spread Spectrum Clocking (SSC). SSC is a frequency modulation technique for EMI reduction. Instead of maintaining a constant frequency, SSC modulates the clock frequency/period along a predetermined path, that is, the modulation profile.The IOH supports a nominal modulation frequency of 30 KHz with a downspread of 0.5%.

# **15.1.9.2 Stop Clock**

PLLs in the IOH cannot be stopped.



# **15.1.9.3 Jitter**

Intel QuickPath Interconnect strongly recommends that QPIxCLK cycle-to-cycle jitter delivered to the package ball should be less than or equal to 50 ps  $(\pm 25 \text{ ps})$ .

PExCLK jitter must be less than 150 ps  $(\pm 75 \text{ ps})$ 

# **15.1.9.4 Forwarded Clocks**

"Forwarded clocks" are not clocks in the normal sense. Instead, they act as constantlytoggling bit-lanes which supply UI phase information to all associated bit-lane receivers in the channel removing the phase error between the transmitter and receiver due to long-term jitter. The Intel QuickPath Interconnect clocks utilize low-speed (133 MHz) reference clocks for the primary input of their I/O PLLs.

# **15.1.9.5 External Reference**

An external crystal oscillator is the preferred source for the PLL reference clock. A spread spectrum frequency synthesizer that meets the jitter input requirements is recommended.

# **15.1.9.6 PLL Lock Time**

The assertion of the PWRGOOD signal initiates the PLL lock process.

# **15.1.9.7 Analog Power Supply Pins**

Each PLL requires an analog Vcc and Analog Vss pad and external LC filter. The filter is NOT to be connected to the system board Vss. The ground connection of the filter is grounded to on-die Vss.

# **15.2 Miscellaneous Requirements and Limitations**

A reference clock must always be supplied to QPI0CLK{P/N}. A reference clock must be supplied to QPI1CLK{P/N} when a processor is connected to Intel QuickPath Interconnect port 1.

**§**



# **16 Reliability, Availability, Serviceability (RAS)**

# **16.1 RAS Overview**

This chapter describes the features provided by the IOH for the development of high Reliability, Availability, Serviceability (RAS) systems. RAS refers to three main features associated with system's robustness. These features are summarized as follows:

**Reliability**: Refers to how often errors occur in the system, and whether the system can recover from an error condition.

**Availability**: Refers to how flexible the system resources can be allocated or redistributed for the system utilizations and system recovery from errors.

**Serviceability**: Refers to how well the system reports and handles events related to errors, power management, and hot-plug.

IOH RAS features aim to achieve the following:

- Soft, uncorrectable error detection and recovery on PCI Express and Intel QuickPath Interconnect links.
	- CRC is used for error detection and error recovered by packet retry.
- Clearly identify non-fatal errors whenever possible and minimize/eliminate fatal errors.
	- Synchronous error reporting of the affected transactions by the appropriate completion responses or data poisoning.
	- Asynchronous error reporting for non-fatal and fatal errors via inband messages or outband signals.
	- Enable software to contain and recover from errors.
	- Error logging/reporting to quickly identify failures, contain and recover from errors.
- PCI Express hot-plug (add/remove) to provide better serviceability

IOH RAS features can be grouped into five categories. These features are summarized below and detailed in the subsequent sections:

#### **1. System level RAS**

- a. Platform or system level RAS for inband and outband system management features.
- b. Dynamic partitioning and on-line hot add/remove for serviceability.

## **2. IOH RAS**

a. IOH RAS features for error detection, logging, and reporting.

# **3. Intel® QuickPath Interconnect RAS**

a. Standard Intel® QuickPath Interconnect RAS features as specified in the Intel® QuickPath Interconnect specification.



# **4. PCI Express RAS**

a. Standard **PCI Express** RAS features as specified in the **PCI Express** base specification.

# **5. Hot-Plug (Add/Remove)**

a. CPU, memory, and PCI Express hot-plug (add/remove) support.

# **16.2 System Level RAS**

System level RAS features include the following:

- 1. Boot processor
- 2. Inband system management by processor in CM/SMM mode.
- 3. Outband system management from SMBus by Baseboard Management Controller (BMC).
- 4. On-Line dynamic hard partitioning.
- 5. System-Level Debug features.

# **16.2.1 Boot Processor**

IOH is capable of booting from either Intel QuickPath Interconnect ports on the legacy IOH. IOH will advertise firmware agent on the legacy IOH if the firmware strap is set. This allows either of the directly connected processors to fetch flash. The processors may then use a semaphore register in the IOH to determine which processor is designated as the boot processor.

# **16.2.2 Inband System Management**

Inband system management is accomplished by firmware running in high privileged mode. In the event of an error, fault, or hot add/remove, firmware is required to determine the system's condition and service the event accordingly. Firmware may enter CM mode for these events, so that it has the privilege to access the OS invisible configuration registers.

# **16.2.3 Outband System Management**

Outband system management relies on the out-of-band agents to access system configuration registers via outband signals. The outband signals, such as SMBus and JTAG, are assumed to be secured and have the right to access all CSRs within a component. This includes the QPI configuration (QPICFG) registers and PCIe configuration (PCICFG) registers; however, SMBus/JTAG accesses outside of QPICFG or PCICFG space are not permitted.

Both SMBus and JTAG are connected globally to CPUs, IOHs, and ICH – through a shared bus hierarchy for SMBus, or through a serial bit chain for JTAG. By using the outband signals, an outband agent is able to handle events such as hot-plug, partitioning, or error recovery. Outband signals provide the BMC a global path to access the CSRs in the system components, even when the CSRs become inaccessible to processors through the inband mechanisms. Externally, the SMBus is mastered by the BMC and JTAG is controlled by a platform specific mechanism.

To support outband system management, the IOH provides both SMBus and JTAG interfaces. Either interface can access the CSR registers in the IOH (QPICFG and PCICFG) or in the downstream I/O devices (PCICFG).



# **16.2.4 Dynamic Partitioning**

Dynamic partitioning refers to the addition or removal of system components to/from a partition without shutting down the affected partitions. Dynamic partitioning provides greater RAS features:

- Provides greater availability by dynamically allocating and dividing system resources for partitioning.
- Provides greater serviceability through partition isolation and allowing hot-plug (add/remove) of system resources within a partition.
- Provides greater reliability by containing the errors within the partition and not affecting operation of another partition.

Support of dynamic partitioning requires hot add/remove capability. The IOH provides CSR registers for partitioning support.

# **16.3 IOH RAS Support**

The IOH core RAS features are summarized below and detailed in subsequent sections.

- 1. Error detection of the IOH internal data path and storage structures.
- 2. Detection, correction, logging, and reporting of system errors and faults.

# **16.4 IOH Error Reporting**

The IOH logs and reports detected errors via "system event" generations. In the context of error reporting, a system event is an event that notifies the system of the error. Two types of system events can be generated - an inband message to the processor, or an outband signal assertion to the platform. In the case of inband messaging, the processor is notified of the error by the inband message (interrupt, failed response, and so on). The processor responds to the inband message and takes the appropriate action to handle the error. Outband signaling (Error Pins and Thermalert\_N and Thermtrip\_N) informs an external agent of the error events. An external agent such as an SSP or BMC may collect the errors from the error pins to determine the health of the system, sending interrupts to the processor, accordingly. In some severe error cases, when the system no longer responds to inband messages, the outband signaling provides a way to notify the outband system manager of the error. The system manager can then perform a system reset to recover the system functionality.

[Figure 16-1](#page-207-0) and [Figure 16-2](#page-207-1) shows examples that the IOH receives PCIe error messages from downstream IO devices, contrasts inband and outband error reporting, and log the errors. On the [Figure 16-1](#page-207-0), the error is converted to an inband interrupt to the CPU and causes the CPU to enter the interrupt service routine. On the [Figure 16-2,](#page-207-1) the error is converted to an outband error pin assertion. The error pin assertion signals the BMC of the error and causes BMC to service the error. In either case, the service agent (CPU or BMC) would inquire the IOH of the information associated with the error, and takes the appropriate action to recover the system from the error condition.





#### <span id="page-207-0"></span>**Figure 16-1.Error Signal Converted to Interrupt Example**

<span id="page-207-1"></span>**Figure 16-2. Error Signal Converted to Error Pins Example**



The IOH detects errors from the PCI Express link, ESI link, Intel QuickPath Interconnect link, or IOH core itself. The error is first logged and mapped to an error severity, and then mapped to a system event(s) for error reporting.

IOH error report features are summarized below and detailed in the following sections:

- Detect and logs Intel QuickPath Interconnect, PCI Express/ESI, and IOH core errors.
- First and Next error detection and logging for fatal and non-fatal errors.
- Allows flexible mapping of the detected errors to different error severities.



- Allows flexible mapping of the error severity to different reporting mechanisms
- Supports PCI Express error reporting mechanism.

# **16.4.1 Error Severity Classification**

# **16.4.1.1 General Error Severity Classification**

In the IOH, general errors are classified into three severities: Correctable, Recoverable, and Fatal. This classification separates those errors resulting in functional failures from those errors resulting in degraded performance. Each severity can trigger a system event according to the mapping defined by the error severity register. This mechanism provides software the flexibility to map an error to the suitable error severity. For example, a platform may choose to respond to uncorrectable ECC errors with low priority, while another platform design may require mapping the same error to a higher severity. The mapping of the error is set to the default mapping at power-on, such that it is consistent with default mapping defined in [Table 16-2](#page-231-0). The software/firmware can choose to alter the default mapping after power on.

## **16.4.1.1.1 Correctable Errors (Severity 0 Error)**

Hardware correctable errors include those error conditions where the system can recover without any loss of information. Hardware corrects these errors and no software intervention is required. For example, a Link CRC error, which is corrected by Data Link Level Retry, is considered a correctable error.

- Errors corrected by the hardware without software intervention. System operation may be degraded but its functionality is not compromised.
- Correctable errors may be logged and reported in an implementation-specific manner:
	- Upon the immediate detection of the correctable error, or
	- Upon the accumulation of errors reaching a threshold.

#### **16.4.1.1.2 Recoverable Errors (Severity 1 Error)**

Recoverable errors are software correctable or software/hardware uncorrectable errors which cause a particular transaction to be unreliable although the system hardware is otherwise fully functional. Isolating recoverable errors from fatal errors provides system management software the opportunity to recover from the error without reset and disturbing other transactions in progress. Devices not associated with the transaction in error are not impacted by the error. An example of a recoverable error is an ECC Uncorrectable error that affects only the data portion of a transaction.

- Error could not be corrected by hardware and may require software intervention for correction, or
- Error could not be corrected. Data integrity is compromised, but system operation is not compromised.
- Requires immediate logging and reporting of the error to the processor.
- OS/Firmware takes the action to contain the error and begin recovery process on affected partition.



# **Software Correctable Errors**

Software correctable errors are considered "recoverable" errors. This includes those error conditions where the system can recover without any loss of information. Software intervention is required to correct these errors.

- Requires immediate logging and reporting of the error to the processor.
- Firmware or other system software layers take corrective actions.
- Data integrity is not compromised with such errors.

# **16.4.1.1.3 Fatal Errors (Severity 2 Error)**

Fatal errors are uncorrectable error conditions which render a related hardware unreliability. For fatal errors, inband reporting to the processor is still possible. A reset of the entire hard partition may be required to return to reliable operation.

- System integrity is compromised and continued operation may not be possible.
- System interface within a hard partition may be compromised.
- Inband reporting is still possible.
- For example, uncorrectable tag error in cache, or permanent PCI Express link failure, or Intel QuickPath Interconnect failure.
- Requires immediate logging and reporting of the error to the processor.

# **16.4.1.2 Thermal Error Severity Classification**

Thermal errors can be classified into one of three severities supported by IOH. Software also can use "Thermal Error Severity Register (THRERRSV)" to program thermal error severity to one of the three severities supported by IOH or generate either THERMALERT\_N or THERMTRIP\_N signal please refer to [Figure 16-7.](#page-221-0)

IOH can set up thermal thresholds to generate thermal alert and trip signals when the IOH temperature monitoring sensor detects throttle or catastrophic temperature threshold reached. Intel recommendation is to keep default values for Thermalert and Thermtrip severities.

*Note:* Intel recommendation is to keep thermal error severities as default which described in Section 21.6.7.6, "THRERRSV: Thermal Error Severity Register".

# **16.4.2 Inband Error Reporting**

Inband error reporting signals the system of a detected error via inband cycles. There are two complementary inband mechanisms in the IOH. The first mechanism is synchronous reporting, along with transaction responses/completions; the second mechanism is asynchronous reporting of an inband error message or interrupt. These mechanisms are summarized as follows:

# **Synchronous Reporting**

- Data Poison bit indication in the header:
	- Generally for uncorrectable data errors (for example, uncorrectable data ECC error).
- Response status field in response header:
	- Generally for uncorrectable error related to a transaction (for example, failed response due to an error condition).



- No Response
	- Generally for uncorrectable error that has corrupted the requester information and returning a response to the requester becomes unreliable. The IOH silently drops the transaction. The requester will eventually time out and report an error.

#### **Asynchronous Reporting**

- Reported through inband error or interrupt messages:
	- A detected error triggers an inband message to the IOH or processor.
	- Errors are mapped to three error severities. Each severity can generate one of the following inband messages (programmable):

**MCA** 

CPEI\*

NMI

SMI MCA\*\*

None (inband message disable)

- Each error severity can also cause an error pin assertion in addition to the above inband message.
- Fatal severity can cause viral in addition to the above inband message and error pin assertion.
- The IOH PCI Express root ports can generate MSI, or forward MSI/INTx messages from downstream devices, per the *PCI Express Base Specification,*  Revision 2.0.

# **16.4.2.1 Synchronous Error Reporting**

Synchronous error reporting is generally received by a component, where the receiver attempts to take corrective action without notifying the system. If the attempt fails, or if corrective action is not possible, synchronous error reporting may eventually trigger a system event via the asynchronous reporting mechanisms. Synchronous reporting methods are described in the following sections.

## **16.4.2.1.1 Completion/Response Status**

A Non-Posted Request requires the return of the completion cycle. This provides an opportunity for the responder to communicate to the requester the success or failure of the request. A status field can be attached to the completion cycle and sent back to the requester. A successful status signifies that the request was completed without an error. Conversely, a "failed" status denotes that an error has occurred as the result of processing the request.

#### **16.4.2.1.2 No Response**

For errors that have corrupted the requester's information (for example, requester/ source ID in the header), the IOH will not send a response back to the requester. This will eventually cause the original requester to time-out and trigger an error at the requester.

#### **16.4.2.1.3 Data Poisoning**

A Posted Request that does not require a completion cycle needs another form of synchronous error reporting. When a receiver detects an uncorrectable data error, it must forward the data to the target with the "bad data" status indication. This form of



error reporting is known as "data poisoning". The target that receives poisoned data must ignore the data or store it with "poisoned" indication. Both PCI Express and Intel<sup>®</sup> QuickPath Interconnect provide a poison bit field in the transaction packet that indicates the data is poisoned. Data poisoning is not limited to posted requests. Requests that require completion with data, which can also indicate poisoned data.

Since IOH can be programmed to signal (interrupt or error pin) the detection of poisoned data, software should ensure that the report of the poisoned data should come from one agent, preferably by the original agent that detects the error, that is, the agent that poisoned the data.

In general, the IOH forwards the poisoned indication from one interface to another (for example, Intel QuickPath Interconnect to PCI Express, PCI Express to Intel QuickPath Interconnect, or PCI Express to PCI Express).

# **16.4.2.1.4 Time-Out**

Time-out error indicates that a transaction failed to complete due to expiration of the Time-out counter. This could be a result of corrupted link packets, I/O interface errors, and so on. In the IOH, transaction time-out is tracked from each PCIe root port or internal source. Intel QuickPath Interconnect's time-out mechanism is not supported in tracking of time-out at the source CPU or I/O interface.

# **16.4.2.2 IOH Asynchronous Error Reporting**

Asynchronous error reporting is used to signal the system of a detected error. For an error that requires immediate attention, an error that is not associated with a transaction, or an error event that requires system handling, asynchronous report is used. Asynchronous error reporting is controlled through the IOH error registers. These registers enable the IOH to report various errors via system events (for example, NMI, etc). In addition, the IOH provides standard sets of error registers specified in the *PCI Express Base Specification,* Revision 2.0.

The IOH error registers provide software the flexibility to map an error to one of the three error severities. Software can associate each of the error severities with one of the supported inband messages or be disabled for inband messaging. The error pin assertion can also be enabled/disabled for each of the error severities. Upon detection of a given error severity, the associated event(s) is triggered, which conveys the error indication through inband and/or outband signaling. Asynchronous error reporting methods are described in the following sections.

#### **16.4.2.2.1 NMI (Non-Maskable Interrupt)**

ICH reports NMI through the assertion of the NMI\_N pin. When an error triggers NMI, IOH will broadcast a NMI virtual legacy wire cycle to the CPUs via Intel QuickPath Interconnect. IOH converts NMI pin assertion to the Intel QuickPath Interconnect legacy wire cycle on the behalf of the ICH. Refer to [Chapter 8, "Interrupts"](#page-134-0) for more IOH interrupt handling.

NMI input to IOH can also be routed to MCA message, refer to [Section 21.11.2.25,](#page-460-0)  ["QPIPNMIC: Intel® QuickPath Interconnect Protocol NMI Control" f](#page-460-0)or register descriptions.

## **16.4.2.2.2 CPEI (Correctable Platform Event Interrupt)**

CPEI is associated with an interrupt vector that is programmed in the ICH component. When CPEI is needed for error reporting, the IOH is configured to send CPEI message to the legacy IOH. The message is converted in the Legacy IOH to Error\_N[0] pin



assertion that conveys the CPEI event when enabled. As a result, ICH sends a CPU interrupt with the specific interrupt vector and type defined for CPEI. The CPEI message is decoded by the CSI block where the corresponding error logging status bit is set. The CSI block also drives the appropriate error severity signal to the Global Error Escalation block to assert ERR\_N[0].

## **16.4.2.2.3 SMI (System Management Interrupt)**

The IOH supports the use of the System Management Interrupt when used in Intel<sup>®</sup> Xeon<sup>®</sup> processor based systems. Through the appropriate configuration of the IOH error control and SYSMAP registers, error events within the IOH can be directed to the SMI, allowing the BIOS SMI handler to be the first responder to error events. Refer to the Intel® QuickPath Interconnect Protocol SMI control register [Section 21.11.2.24,](#page-460-1)  ["QPIPSMIC: Intel® QuickPath Interconnect Protocol SMI Control" f](#page-460-1)or more detailed description.

## **16.4.2.2.4 Machine Check Abort (MCA)**

The machine check abort (MCA) message is used to indicate severe error conditions in the system that needs immediate attention. This is typically used by the IOH on detection of a severe but contained error to alert one of the processors such that error handling software can take appropriate action to either recover or shutdown the system. System architecture provides a machine check abort mechanism that cannot be masked or disabled by other tasks and provides a more robust mechanism for dealing with errors. The machine check abort message on Intel QuickPath Interconnect enables a processor to utilize this feature. The machine check abort message is delivered on Intel QuickPath Interconnect using the IntPhysical transaction with a machine check delivery mode. This delivery mode is always used with physical destination mode, directed to a single processor context and edge triggered.

When an error triggers an MCA, the IOH will dispatch a SpcInt cycle to the designated processor specified in the MCA CSR. Refer to [Section 21.11.2.26, "QPIPMCAC: Intel](#page-461-0)  [QuickPath Interconnect Protocol MCA Control"](#page-461-0) for register descriptions.

*Note:* Both Intel Itanium processor 9300 series and Intel Xeon processor 7500 series support MCA.

### **16.4.2.2.5 None (Inband Message Disable)**

The IOH provides the flexibility to disable inband messages on the detection of an error. By disabling the inband messages and enable error pins, IOH can be configured to report the errors exclusively via error pins.

# **16.4.2.2.6 Error Pins[2:0]**

The IOH provides three open-drain error pins for the purpose of error reporting – one pin for each error severity. The error pin can be used in certain class of platforms to indicate various error conditions and can also be used when no other reporting mechanism is appropriate. For example, error signals can be used to indicate error conditions (even hardware correctable error conditions) that may require error pin assertion to notify outband components (such as BMC) in the system. In some extreme error conditions, when inband error reporting is no longer possible, the error pins provide a way to inform the outband agent of the error. Upon detecting error pin assertion, the outband agent interrogates various components in the system and determines the health state of the system. If the system can be gracefully recovered without reset, the BMC performs the proper steps to put the system back to a functional state. However, if the system is unresponsive, the outband agent can assert reset to force the system back to a functional state.



The IOH allows software to enable/disable error pin assertion upon the detection of the associated error severity (in addition to inband message). When a detected error severity triggers an error pin assertion, the corresponding error pin is asserted. Software must clear the error pin assertion, including after a reset, via the error pin status register. The error pins can also be configured as general purpose outputs. In this configuration, software can write directly to the error pin register to cause the assertion and deassertion of the error pin.

# **16.4.2.2.7 Thermalert\_N and Thremtrip\_N Pins**

There are two open-drain pins reserved for thermal errors. When the IOH is programmed to map thermal alert and thermal trip errors to THERMALERT\_N and THERMTRIP\_N pins, then these errors can not generate any type of event in the system events.

**Notice:** The THERMTRIP\_N and THERALERT\_N pins should not be used for other errors except for thermal errors.

## **16.4.2.2.8 Viral Alert**

Viral alert is a mechanism to indicate fatal error where it is difficult to avoid error propagation without immediately shutting down the system. Viral alert addresses the error propagation issue related to fatal errors and allows the system to be shutdown gracefully and in the process cleaning up the system interface. This reporting mechanism assumes that the Intel QuickPath Interconnect interface is operational and can be used to deliver the error indication. Each Intel QuickPath Interconnect packet header contains a viral alert bit in a profile-dependent part to indicate if a fatal error has compromised the system state. Each protocol layer agent that detects a fatal error or receives a packet that has its viral alert indication set, turns viral and starts setting the viral alert indication on all packets initiating from itself until the agent is reset. Once an agent becomes viral, then it is assumed that its protocol state has been compromised. I/O agents should stop committing any data to permanent storage or I/ O devices after it has become viral. The viral alert mechanism is transparent to the Routing and Link layers.

IOH allows the software to enable/disable viral alert upon the detection of Fatal errors (in addition to inband message and the error pin assertion). When viral is enabled for fatal errors, viral alert is triggered upon the detection of the error. When this occurs:

- IOH will initiate subsequent inbound packets (requests and completions) with viral alert indication set.
- Outbound non-posted transactions (for example, read, configuration, and I/O requests) will be completed immediately by the IOH with the viral bit set and a Failed Response status on the Intel QuickPath Interconnect.
- The IOH will drop all data bound to PCIe (outbound writes and inbound read completions). For outbound writes, the IOH returns an Intel QuickPath Interconnect Failed Response to the initiating CPUs or IOHs.
- Transactions from Intel QuickPath Interconnect targeting the IOH's internal registers (configuration space, memory mapped registers, and so on) will be completed as normal assuming the IOH is healthy enough to respond. The viral bit will be set on the Intel QuickPath Interconnect completion.
- Inbound read and write completions will be converted to a completer abort response on PCIe.
- Inbound posted transactions to the IOH in viral mode will be all dropped. This includes all the messages that the IOH receives from the ICH. The only way to come out of this viral mode is to clear the viral status.



Viral is used in severe error conditions to prevent harmful impact for the error (for example, drop all viral affected transactions until system reset). Viral is used for Fatal errors.

The IOH provides a mechanism to disable and clear viral using configuration registers. This would be used by the platform to turn off viral to allow logging and blue screen alert. The register that clears viral mode is located in [Section 21.6.7.16](#page-381-0).

### **16.4.2.2.9 PCI Express INTx and MSI Interrupt Messages**

PCI Express INTx and MSI interrupt messages are supported through the PCI Express standard error reporting. The IOH forwards the MSI and INTx interrupt message generated downstream from I/O devices to the PCI Express ports. The IOH PCI Express ports themselves also generate MSI interrupts for error reporting, if enabled. Refer to [Chapter 8, "Interrupts"](#page-134-0) for details on INTx and MSI interrupts. Also refer to the *PCI Express Base Specification,* Revision 2.0 for details on the PCI Express standard and advanced error capabilities.

#### **16.4.2.2.10 PCIe/ESI "Stop and Scream"**

There is an enable bit per PCIe port that controls "stop and scream" mode. In this mode the desire is to disallow sending of poisoned data onto PCIe and instead disable the PCIe port that was the target of poisoned data. This is done because in the past there have been PCIe/ESI devices that have ignored the poison bit, and committed the data which can corrupt the I/O device.

## **16.4.2.2.11 PCIe "Live Error Recovery"**

PCI Express ports support the Live Error Recovery (LER) mode. When errors are detected by the PCIe port, the PCIe port goes into a Live Error Recovery mode. When a root port enters the LER mode, it brings the associated link down and automatically trains the link up.

# **16.4.3 IOH Error Registers Overview**

The IOH contains an extensive set of error registers to support error reporting. These error registers are assumed to be sticky unless specified otherwise, please refer to register attributes for detailed. Sticky means the values of the registers are retained even after a hard reset – they can only be cleared by software or by power-on reset. There are two levels of hierarchy for the error registers – Local and Global. The local error registers are associated with the IOH local clusters (PCI Express, ESI, Intel QuickPath Interconnect, and IOH core). The global error registers collect the errors reported by the local error registers and map them to system events. [Figure 16-3](#page-215-0) illustrates the high level view of the IOH error registers.



<span id="page-215-0"></span>**Figure 16-3. IOH Error Registers**



# **16.4.3.1 Local Error Registers**

Each IOH local interface contains a set of local error registers. The PCI Express port (including ESI) local error registers are predefined by the *PCI Express Base Specification*, Revision 1.0a. Intel QuickData Technology DMA has a predefined set of error registers inherited from the previous design.

Since Intel QuickPath Interconnect has not defined a set of standard error registers, the IOH has defined the error registers for the Intel QuickPath Interconnect port using the same error control and report mechanism as the IOH core. This is described below. Refer to the [Section 21.8, "IOH Local Error Registers"](#page-394-0) for the format of these registers. The [Figure 16-4](#page-217-0) shows the logic diagram of the IOH local error registers.

# **• IOH Local Error Status Register (IOHERRST, QPI[1:0]ERRST, QPIP[1:0]ERRST, MIERRST, THRERRST)**

The IOH core provides local error status register for the errors associated with the IOH component. When a specific error occurs in the IOH core, its corresponding bit in the error status register is set. Each error can be individually enabled/disabled by the error control register.

**• IOH Local Error Control Register (IOHERRCTL, QPI[1:0]ERRCTL, QPIP[1:0]ERRST, MIERRST, THRERRCTL)**

The IOH core provides the local error control register for the errors associated with the IOH component. Each error detected by the local error status register can be individually enabled/disabled by the error control register. If an error propagation is disabled, the corresponding status bit will not be set for any subsequent detected error. The error control registers are sticky and they can be reset by COREPWRGOOD reset.

**• Local Error Severity Register (QPI[1:0]ERRSV, QPIP[1:0]ERRSV, IOHERRSV, MIERRSV, THRERRSV, PCIERRSV)**


The IOH core provides local error severity registers for the errors associated with the IOH core. IOH internal errors can be mapped to three error severity levels. Intel QuickPath Interconnect and PCI Express error severities are mapped [Table 16-3.](#page-231-0)

**• Local Error Log Register (IOH\*\*ERRST, IOH\*\*ERRHD, QPI[1:0]\*\*ERRST, QPIP[1:0]\*\*ERRRST, QPIP[1:0]\*\*ERRHD, IOHERRCNT, QPI[1:0]ERRCNT, QPIP[1:0]ERRCNT, MI\*\*ERRST, MI\*\*ERRHD, MIERRCNT, THR\*\*ERRST, THRERRCNT)**

The IOH core provides local error log registers for the errors associated with the IOH component. When an error is detected by the IOH, the information related to the error is stored in the log register. IOH core errors are first separated into Fatal and Non-Fatal (Correctable, Recoverable, and Thermal Alert) categories. Each category contains two sets of log registers: First Error (FERR) and Next Error (NERR). The FERR register logs the first occurrence of an error, while the NERR register logs the next occurrences of the errors. NERR does not log header/address or ECC syndrome. Note that FERR/NERR does not log a masked error. The FERR log remains valid and unchanged from the first error detection until the clearing of the corresponding FERR error bit in the error status register by software. The \*\*ERRST registers are only cleared by writing to the corresponding local error status registers.

\*\*: FF (Fatal First Error), FN (Fatal Next Error), NF (Non-Fatal First Error), NN (Non-Fatal Next Error)





#### **Figure 16-4. Local Error Signaling on IOH Internal Errors**



## **16.4.3.2 Global Error Registers**

Global error registers collect the errors reported by the local interfaces and convert the error to system events. Refer to the register descriptions in [Section 21.7,](#page-384-0)  ["Global Error Registers"](#page-384-0) for bit definitions for each register.

- **Global Error Control/Status Register (GFERRST, GNERRST, GERRCTL)** The IOH provides two global error status registers to collect the errors reported by the IOH clusters – Global Fatal Error Status (GFERRST) and Global Non-fatal Error Status (GNERRST). Each register has identical format; each bit in the register represents the fatal or non-fatal error reported by its associated interface, e.g., the Intel QuickPath Interconnect port, PCI Express port, or IOH core. Local clusters map the detected errors to three error severities and report them to the global error logic. These errors are sorted into Fatal and Non-fatal, and reported to the respective global error status register, with severity 2 as fatal, severities 0 and 1 reported as non-fatal. When an error is reported by the local cluster, the corresponding bit in the global fatal or non-fatal error status register is set. Each error can be individually masked by the global error control registers. If an error is masked, the corresponding status bit will not be set for any subsequent reported error. The global error control register is non-sticky and cleared by reset.
- **Global Log Registers (GFFERRST, GNFERRST, GNFERRST, GNNERRST, GTIME, G\*\*ERRTIME)**

The GFFERRST logs the first global fatal error while GFNERRST logs the next global fatal errors. Similar for GNFERRST and GNNERRST, the first global non-fatal error is logged in the GNFERRST register while the next global non-fatal errors are logged in the GNNERRST register. The GFFERRST, GFNERRST, GNFERRST and GNNERRST registers have same bit format as GFERRST and GNERRST.

The time stamp log for the first error and next error log registers provides the time when the error was logged. Software can read this register to determine which of the local interfaces have reported the error. The FERR log remains valid and unchanged from the first error detection until the clearing of the corresponding error bit in the FERR by software.

#### **• Global System Event Registers (GSYSST, GSYSCTL, SYSMAP)**

Errors collected by the global error registers are mapped to system event generations. The system event status bit reflects OR'ed output of all unmasked errors of the associated error severity\*. Each system event status bit can be individually masked by the system event control registers. Masking a system event status bit forces the corresponding bit to 0. When a system event status bit is set (transition from 0 to 1), it can trigger one or more system events based on the programming of the system event map register as shown in [Figure 16-6](#page-220-0). Each severity type can be associated with one of the system events: SMI, NMI, or MCA. In addition, the error pin registers allow error pin assertion for an error. When an error is reported to the IOH, the IOH uses the severity level associated with the error to identify which system event should be sent to the system. For example, error severity 2 may be mapped to NMI with error[2] pin enabled. If an error with severity level 2 is reported and logged by the Global Log Register, then an NMI is dispatched to the processor and IOH error[2] is asserted. The processor or BMC can read the Global and Local Error Log register to determine where the error came from, and how it should handle the error.

At power-on reset, these registers are initialized to their default values. The default mapping of severity and system event is set to be consistent with [Table 16-2.](#page-231-1) Firmware can choose to use the default values or modify the mapping according to the system requirements.

The system event control register is a non-sticky register that is cleared by hard reset.



The [Figure 16-5](#page-219-0) shows an example how an error is logged and reported to the system by the IOH.

The [Figure 16-6](#page-220-0) shows the logic diagram of the IOH global error registers.

<span id="page-219-0"></span>





<span id="page-220-0"></span>





**Figure 16-7. Thermalert and Thermtrip Signaling**



## **16.4.3.3 First and Next Error Log Registers**

This section describe local error logging (for Intel QuickPath Interconnect, IOH core errors), and the global error logging. PCI Express specifies its own error logging mechanism which will not be described here. Refer to the *PCI Express Base Specification,* Revision 2.0 specification for details.

For error logging, IOH categorizes the detected errors into Fatal and Non-Fatal based on the error severity. Each category includes two sets of error logging – first error register (FERR) and next error register (NERR). FERR register stores the information associated with the first detected error, while NERR stores the information associated with the detected next errors after the first error. Both FERR and NERR logs the error status in the same format. They indicate errors that can be detected by the IOH in the format bit vector with one bit assigned to each error. First error event is indicated by setting the corresponding bit in the FERR status register, a next error(s) is indicated by setting the corresponding bit in the NERR register. In addition, the local FERR register also logs the ECC syndrome, address and header of the erroneous cycle. The FERR register indicates only one error, while the NERR register can indicate second error.

Once the first error and the next error have been indicated and logged, the log registers for that error remains valid until either 1) The first error bit is clear in the associated error status register, or 2) a powergood reset occurs. Software clears an error bit by writing 1 to the corresponding bit position in the error status register.



The hardware rules for updating the FERR and NERR registers and error logs are as follows:

- 1. First error event is indicated by setting the corresponding bit in the FERR status register, a next error is indicated by setting the corresponding bit in the NERR status register.
- 2. If the same error occurs before the FERR status register bit is cleared, it is not logged in the NERR status register.

*Note*: There is exception for the Intel QuickPath Interconnect link layer and protocol layer, IOH core error logging. If the first error occurs again, it gets logged again into NERR status register.

- 3. If multiple error events, sharing the same error log registers, occur simultaneously, then highest error severity has priority over the others for FERR logging. The other errors are indicated in the NERR register.
- 4. Fatal error is of the highest priority, followed by Recoverable errors and then Correctable errors.
- 5. Updates to error status and error log registers appear atomic to the software.
- 6. Once the first error information is logged in the FERR log register, the logging of FERR log registers is disabled until the corresponding FERR error status is cleared by the software.
- 7. Error control registers are cleared by reset. Error status and log registers are cleared by the power-on reset only. The contents of error log registers are preserved across a reset (while PWRGOOD remains asserted)

# **16.4.4 Error Logging Summary**

[Figure 16-8](#page-223-0) summarizes the error logging flow for the IOH. As illustrated in the flow chart, the left half depicts the local error logging flow, while the right half depicts the global error logging flow. The local and the global error logging are very similar to each other. Note that for simultaneous events, the IOH serializes the events with higher priority on more severe error.



#### <span id="page-223-0"></span>**Figure 16-8. IOH Error Logging Flow**



## **16.4.4.1 Error Registers Flow**

- 1. Upon a detection of an unmasked local error, the corresponding local error status is set if the error is enabled; otherwise the error bit is not set and the error forgotten.
- 2. The local error is mapped to its associated error severity defined by the error severity map register. Setting of the local error status bit causes the logging of the error – Severity 0, 1 and 3 are logged in the local non-fatal FERR/NERR registers,



while severity 2 is logged in the local fatal FERR/NERR registers. PCIe errors are logged according to the *PCI Express Base Specification*.

- 3. The local FERR and NERR logging events are forwarded to the global FERR and NERR registers. The report of local FERR/NERR sets the corresponding global error bit if the global error is enabled; otherwise the global error bit is not set and the error forgotten. The global FERR logs the first occurrence of local FERR/NERR event in the IOH, while the global NERR logs the subsequent local FERR/NERR events.
- 4. Severity 0 and 1 are logged in the global non-fatal FERR/NERR registers, while severity 2 is logged in the global fatal FERR/NERR registers.
- 5. The global error register reports the error with its associated error severity to the system event status register. The system event status is set if the system event reporting is enabled for the error severity; otherwise the bit is not set and the error is not reported.
- 6. Setting of the system event bit triggers a system event generation according to the mapping defined in the system event map register. The associated system event is generated for the error severity and dispatched to the processor/BMC of the error (interrupt for processor or Error Pin for the BMC).
- 7. The global log and local log registers provide the information to identify the source of the error. Software can read the log registers and clear the global and local error status bits.
- 8. Since the error status bits are edge triggered, 0 to 1 transition is required to set the bit again. While the error status bit (local, global, or system event) is set to 1, all incoming error reporting to the respective error status register will be ignored (no 0 to 1 transition)
	- a. For a write to clear the local error status bit, the local error register reevaluates the OR output of its error bits and reports it to the global error register; however, if the global error bit is already set, then the report is ignored,
	- b. For write to clear the global error status bit, the global error register reevaluates the OR output of its error bits and reports it to the system event status register; however, if the system event status bit is already set, then the report is not generated
	- c. Software can optionally mask or unmask the system event generation (interrupt or error pin) for an error severity in the system event control register while clearing the local and global error registers.
- 9. Software has the following options for clearing error status registers:
	- a. Read global and local log registers to identify the source of the error. Clear local error bits -- this does not cause generation of an interrupt with the global bit still set. Then, clear global error bit and write to the local error register again with all 0s. Writing 0s to the local status does not clear any status bit, but will cause the re-evaluation of the error status bits. An error will be reported if there is any unclear local error bit.
	- b. Read global and local log registers to identify the source of the error and mask the error reporting for the error severity. Clear system event and global error status bits -- this causes setting of the system event status bit if there are other global bits still set. Then clear local error status bits — this causes setting of the global error status bit if there are other local error bits still set. Then, unmask system event to cause IOH to report the error.
- 10. FERR logs the information of the first error detected by the associated error status register (local or global). FERR log remains unchanged until all bits in the respective error status register are cleared by the software. When all error bits are cleared, the FERR logging is reenabled.





#### **Figure 16-9. Clearing Global and Local FERR/NERR Registers**

#### **16.4.4.2 Error Counters**

This feature allows the system management controller to monitor the count of correctable errors. The error RAS structure already provides a first error status and a second error status. Because the response time of system management is on the order of milliseconds, it is not possible to detect short bursts of errors. Over an extended period of time, software uses these error counter values to monitor the rate of change in error occurrences and identify potential degradations, especially with respect to the memory interface.



#### **16.4.4.2.1 Feature Requirements**

A register with one-hot encoding will select which error types participate in error counting. The selection register will OR together all of the selected error types to form a single count enable. This means that only one increment of the counter will occur for one or all types selected. Register attributes are set to write 1 to clear.

Each cluster has one set of error counter/control registers.

- Each Intel QuickPath Interconnect port will contain one 7-bit counter (ERRCNT[6:0]).
	- Bit[7] is an overflow bit, all bits are sticky with a write logic 1 to clear.
- The IOH cluster (Core) contains one 7-bit counter (ERRCNT[6:0]).
	- Bit[7] is an overflow bit, all bits are sticky with a write logic 1 to clear.
- The Miscellaneous cluster (MI) contains one 7-bit counter (ERRCNT[6:0]).
	- Bit[7] is an overflow bit, all bits are sticky with a write logic 1 to clear.
- The Thermal Error cluster (THER) contains one 7-bit counter (ERRCNT[6:0]).
	- Bit[7] is an overflow bit, all bits are sticky with a write logic 1 to clear.

#### **Table 16-1. Error Counter Register Locations**



#### **16.4.4.3 Stop on Error**

The System Event Map register selects the severity levels which activates the Stop on Error (Error Freeze). It requires a reset to clear the event or a configuration write (using JTAG or SMBus) to the stop on error bit in the selection register. Continued operation after Stop on Error is *not* guaranteed. See the System Event Map register (SYSMAP) in the [Chapter 21, "SYSMAP: System Error Event Map Register"](#page-377-0) for details.

# **16.5 Intel QuickPath Interconnect Interface RAS**

The following sections provide an overview of the Intel QuickPath Interconnect RAS features. The Intel QuickPath Interconnect RAS features are summarized as follows:

- 1. Link Level 8-bit or 16-bit CRC.
- 2. Dynamic link retraining and recovery on link failure.
- 3. Intel QuickPath Interconnect Error detection and logging.
- 4. Intel QuickPath Interconnect Error reporting.

# **16.5.1 Link Level CRC and Retry**

Cyclic redundancy check (CRC) is a mechanism to ensure the data integrity of a serial stream. The sender of the data generates CRC based on the data pattern and a defined polynomial equation. The resulting CRC is a unique encoding for a specific data stream.



When the data arrives at the receiver, the receiver performs the same CRC calculation using the same polynomial equation. The CRCs are compared to detect bad data. When a CRC error is detected, the receiver will request the sender to retransmit the data. This action is termed "link level retry", as it is performed by the Link layer logic. The Protocol layer is unaware of this action.

Intel QuickPath Interconnect uses 8 bit CRC per flit (72+8=80 bits), and 16 bit CRC over 2 flits for Intel QuickPath Interconnect packets. The CRC is capable of detecting 1, 2, 3 and odd number of bits in error and errors of burst length up to 8. Flits are logged in a retry buffer until acknowledgment is received. In case of error, the erroneous flit and all subsequent flits are retransmitted. Recovery from permanent partial link failure is supported through dynamic link width reduction (see [Section 16.5.2](#page-227-0)).

In addition, the IOH tracks and logs link level retry in the error registers. A successful link level retry and successful link reduction is a correctable error, while repetitive retries without success and a link that cannot be further reduced is a fatal error. The flit that contained the error will be logged with 8-bit CRC. With a Rolling CRC (16-bit) failure, both flits contributing to the failed CRC are logged.

# <span id="page-227-0"></span>**16.5.2 Intel QuickPath Interconnect Error Detection, Logging, and Reporting**

The IOH implements Intel QuickPath Interconnect error detection and logging that follows the IOH local and global error reporting mechanisms described earlier in this chapter. These registers provide the control and logging of the errors detected on the Intel QuickPath Interconnect interface. IOH Intel QuickPath Interconnect error detection, logging, and reporting provides the following features:

- Error indication by interrupt (CPEI, MCA,SMI, NMI).
- Error indication by response status field in response packets.
- Error indication by data poisoning.
- Error indication by Viral.
- Error indication by Error pin.
- Hierarchical Time-out for fault diagnosis and FRU isolation.

# **16.6 PCI Express RAS**

The *PCI Express Base Specification,* Revision 2.0 defines a standard set of error reporting mechanisms; the IOH supports the standard set, including error poisoning and Advanced Error Reporting. Any exceptions are called out where appropriate. PCI Express ports support the following features:

- 1. Link Level CRC and retry.
- 2. Dynamic link width reduction on link failure.
- 3. PCI Express Error detection and logging.
- 4. PCI Express Error reporting.

# **16.6.1 PCI Express\* Link CRC and Retry**

PCI Express supports link CRC and link level retry for CRC errors. Refer to the *PCI Express Base Specification,* Revision 2.0 for details.



# **16.6.2 Link Retraining and Recovery**

The PCI Express interface provides a mechanism to recover from a failed link, and continue operating at a reduced link widths. The IOH supports PCI Express ports can operate in x16, x8, x4, x2, and x1 link widths. In case of a persistent link failure, the PCI Express link can degrade to a smaller link width in an attempt to recover from the error. A PCI Express x16 link can degrade to x8 link, a x8 link can fall back to a x4 link, a x4 to a x2 link, and then to a x1 link. Refer to the *PCI Express Base Specification,*  Revision 2.0 for further details.

# **16.6.3 PCI Express Error Reporting Mechanism**

The IOH supports the standard and advanced PCIe error reporting for its PCIe ports. The IOH PCI Express ports are implemented as root ports. Refer to the *PCI Express Base Specification,* Revision 2.0 for the details of PCIe error reporting. The following sections highlight the important aspects of the PCI Express error reporting mechanisms.

## **16.6.3.1 PCI Express Error Severity Mapping in IOH**

Errors reported to the IOH PCI Express root port can optionally signal to the IOH global error logic according to their severities through the programming of the PCI Express root control register (ROOTCON). When system error reporting is enabled for the specific PCI Express error type, the IOH maps the PCI Express error to the IOH error severity and reports it to the global error status register. PCI Express errors can be classified as two types: Uncorrectable errors and Correctable errors. Uncorrectable errors can further be classified as Fatal or Non-Fatal. This classification is compatible and mapped with the IOH's error classification: Correctable as Correctable, Non-Fatal as Recoverable, and Fatal as Fatal.

## **16.6.3.2 Unsupported Transactions and Unexpected Completions**

If the IOH receives a legal PCI Express defined packet that is not included in PCI Express supported transactions, the IOH treats that packet as an unsupported transaction and follows the PCI Express rules for handling unsupported requests. If the IOH receives a completion with a requester ID set to the root port requester ID and there is no matching request outstanding, it is considered an "Unexpected Completion". The IOH also detects malformed packets from PCI Express and reports them as errors per the PCI Express Base Specification Revision 1.0a rules.

If the IOH receives a Type 0 Intel Vendor-Defined message that terminates at the root complex and that it does not recognize as a valid Intel-supported message, the message is handled by IOH as an Unsupported Request with appropriate error escalation (as defined in express spec). For Type 1 Vendor-Defined messages which terminate at the root complex, the IOH simply discards the message with no further action.

## **16.6.3.3 Error Forwarding**

PCIe supports Error Forwarding, or Data Poisoning. This feature allows a PCI Express device to forward data errors across an interface without it being interpreted as an error originating on that interface.

The IOH forwards the poison bit from Intel QuickPath Interconnect to PCIe, PCIe to Intel QuickPath Interconnect and between PCIe ports on peer to peer. Poisoning is accomplished by setting the EP bit in the PCIe TLP header.



## **16.6.3.4 Unconnected Ports**

If a transaction targets a PCI Express link that is not connected to any device, or the link is down (DL\_Down status), the IOH treats it as a master abort situation. This is required for PCI bus scans to non-existent devices to go through without creating any other side effects. If the transaction is non-posted, IOH synthesizes an Unsupported Request response status (if non-posted) back to any PCIe requester targeting the down link or returns all Fs on reads and a successful completion on writes to any Intel® QuickPath Interconnect requester targeting the down link. Note that software accesses to the root port registers corresponding to a down PCIe interface does not generate an error.

## **16.6.3.5 PCI Express Error Reporting Specifics**

Refer to *PCI Express Base Specification Rev 1.1, post 1.1 Erratas and EC\*'s* for details of root complex error reporting. Here is a summary of root port 'system event' reporting. [Figure 16-10](#page-229-0) provides a summary of system event reporting to IOH global error an PCI Express interface error. Refer to [Section 21.13](#page-546-0) for registers and descriptions. [Table 16-10](#page-229-0) and [Table 16-11](#page-230-0) illustrate the error logging and report mechanism.

#### <span id="page-229-0"></span>**Figure 16-10.Error Signaling to IOH Global Error Logic on a PCI Express Interface Error**





<span id="page-230-0"></span>



# **16.7 IOH Error Handling Summary**

The following tables provide a summary of the errors that are monitored by the IOH. The IOH provides a flexible mechanism for error reporting. Software can arbitrarily assign an error to an error severity, and associate the error severity with a system event. Depending on which error severity is assigned by software, the error is logged either in fatal or non-fatal error log registers. Each error severity can be mapped to one of the inband report mechanism as shown in [Table 16-2,](#page-231-1) or generate no inband message at all. In addition, each severity can enable/disable the assertion of its associated error pin for outband error report (for example, severity 0 error triggers Error[0], severity 1 triggers Error[1],..., and so forth). [Table 16-2](#page-231-1) shows the default error severity mapping in the IOH and how each error severity is reported, while [Table 16-3](#page-231-0) summarizes the default logging and responses on the IOH detected errors.

*Note:* Each error's severity (and therefore, which error registers log the error) is programmable and therefore, the error logging registers used for the error could be different from what is indicated in [Table 16-3](#page-231-0).



# <span id="page-231-1"></span>**Table 16-2. IOH Default Error Severity Map**



## <span id="page-231-0"></span>**Table 16-3.IOH Error Summary (Sheet 1 of 13)**





## **Table 16-3.IOH Error Summary (Sheet 2 of 13)**





## **Table 16-3.IOH Error Summary (Sheet 3 of 13)**





## **Table 16-3.IOH Error Summary (Sheet 4 of 13)**



*Intel® 7500 Chipset Datasheet* 235



## **Table 16-3.IOH Error Summary (Sheet 5 of 13)**







## **Table 16-3.IOH Error Summary (Sheet 6 of 13)**



## **Table 16-3.IOH Error Summary (Sheet 7 of 13)**











## **Table 16-3.IOH Error Summary (Sheet 9 of 13)**







# **Table 16-3.IOH Error Summary (Sheet 10 of 13)**



## **Table 16-3.IOH Error Summary (Sheet 11 of 13)**











#### **Table 16-3.IOH Error Summary (Sheet 13 of 13)**



*Notes:*

1. This column notes the logging registers used assuming the error severity default remains. The error's severity dictates the actual logging registers used upon detecting an error.

<span id="page-243-0"></span>2. It is possible that when a UR response is returned to the original requester, the error is logged in the AER of the root port connected to the requester.

3. It is possible that when a CA response is returned to the original requester, the error is logged in the AER of the root port connected to the requester.

4. Note that in some cases, IOH might not be able to log the error/header in AER when it signals CA back to the PCIe device.

<span id="page-243-1"></span>5. Not all cases of this error are detected by IOH.

# **16.8 IOH PCIe Hot Add/Remove Support**

Hot add/remove is the ability to add or remove a component without requiring the system to reboot. There are two types of hot add/remove:

#### **• Physical Hot add/remove**

This is the conventional hot-plug of a physical component in the system. For example, an operator may decide to add a CPU to a running system. He/she may issue a hot-plug request to the system through the console interface. The console informs the operator of the appropriate steps of inserting the CPU. Once the CPU is inserted, the system incorporates the new CPU into the system.

#### **• Logical Hot add/remove**

Logical hot add/remove differs from physical hot add/remove by not requiring physical removal or addition of a component. A component can be taken out of the system without the physical removal. Similarly, a disabled component can be hot added to the system. Logical hot add/remove enables dynamic partitioning, and allows resources to move in and out of a partition.

The IOH supports both physical and logical hot add/remove of various components in the system. These include:

**• CPU** 

Intel<sup>®</sup> 7500 chipset based platforms support CPU socket hot add/remove including the memory behind the CPU. CPU hot add/remove allows physical hot-plug/removal of a CPU, and enables dynamic partitioning of CPU components. Support of hot add/removal of CPU is expected to be restricted in some topologies due to hardware and software constraints. These constraints are explained in [Section 16.8.1.](#page-244-0)

#### **• Memory**

Intel 7500 chipset based platforms support memory hot add/remove with memory mirroring. Hot add/remove of memory allows physical hot-plug/removal of a memory component. Memory is a subcomponent of the CPU, hence hot add and remove of memory is expected to be coordinated by the CPUs or BMC, and does not involve IOHs.



#### **• IOH**

Intel 7500 chipset based platforms support IOH hot add/remove. This feature allows physical hot-plug/removal of a IOH, and enables dynamic partitioning of IOH components. Support of hot add/removal of IOH is expected to be restricted in some topologies due to the hardware and software constraints. These constraints are explained in [Section 16.8.1](#page-244-0).

- *Note:* Hot-plug events where the dual IOH configuration must be changed require a reset.
- *Note:* The IOH does not support hot add/remove of the Legacy IOH and Legacy Bridge. The legacy IOH and its associated legacy bridge must be active at all times to provide legacy functions to the partition. The legacy IOH and its legacy bridge cannot be hot added/removed without shutting down the entire partition.

#### **• PCI Express and IO devices**

Intel 7500 chipset based platforms support PCIe and IO device hot add/remove. This feature allows physical hot-plug/removal of an PCIe device connected to the IOH, and enables dynamic partitioning of the PCIe ports in IOH. In addition, physical hot-plug/remove for other IO devices downstream to IOH may be supported by downstream bridges. Hot-plug of PCIe and IO devices are well defined in PCIe/PCI specifications.

# <span id="page-244-0"></span>**16.8.1 Hot Add/Remove Rules**

- 1. Legacy IOH cannot be hot added/removed without shutting down the system.
- 2. Legacy bridge (ICH) itself cannot be hot added/removed from the IOH (no ESI hotplug support).
- 3. Hot add/remove of the IOH is done through Intel QuickPath Interconnect hot add/ remove (see [Section 16.10.1](#page-250-0).)
- 4. Hot add/remove of a field replaceable unit (FRU) is done through Intel QuickPath Interconnect hot add/remove (see [Section 16.10](#page-248-0).)
- 5. IOH is accessed via Intel QuickPath Interconnect link. Hot removing CPU or IOH must not cut off all Intel QuickPath Interconnect paths of any active IOH unless all devices below the orphaned IOH are first disabled (hot-removed).
- 6. IOH does not provide Intel QuickPath Interconnect route-through. Hot removing CPUs must not cut off all CPU-CPU Intel QuickPath Interconnect paths to an active CPU.

# **16.8.2 PCI Express Hot-Plug**

PCI Express hot-plug is supported through the standard PCI Express native hot-plug mechanism. The IOH supports the sideband hot-plug signals; it does not support inband hot-plug messages. The IOH contains a Virtual Pin Port (VPP) that serially shifts the sideband PCI Express hot-plug signals in and out. External platform logic is required to convert the IOH serial stream to parallel. The virtual pin port is implemented via a dedicated SMBus port. The PCI Express hot-plug model implies a hot-plug controller per port, which is identified to software as a PCI Express capability of the peer-to-peer Bridge configuration space. Refer to the *PCI Express Base Specification,* Revision 2.0 for further details.

Summary of IOH PCI Express hot-plug support:

- Support for up to nine hot-plug slots, selectable by BIOS.
- Support for serial mode hot-plug only, using smbus devices such as PCA9555.



- Single SMBus is used to control hot-plug slots.
- Support for CEM/SIOM/Cable form factors.
- Support MSI or ACPI paths for hot-plug interrupts.
- Hot-plug is not supported on a non-legacy IOH ESI port or when the ESI port is used as a PCIe port.
- The IOH does not support inband hot-plug messages on PCIe:
	- The IOH does not issue these and the IOH discards them silently if received.
- A hot-plug event cannot change the number of ports of the PCIe interface (that is, bifurcation).

## **16.8.2.1 PCI Express Hot-Plug Interface**

[Table 16-4](#page-245-0) describes the hot-plug signals supplied by the IOH for each PCI Express port. These signals are controlled and reflected in the PCI Express root port hot-plug registers.



## <span id="page-245-0"></span>**Table 16-4. Hot-Plug Interface (Sheet 1 of 2)**



#### **Table 16-4. Hot-Plug Interface (Sheet 2 of 2)**



*Notes:*

<span id="page-246-0"></span>1. For legacy operating systems, the described Assert\_HPGPE/Deassert\_HPGPE mechanism is used to interrupt the platform for PCI Express hot-plug events. For newer operating systems, this mechanism is disabled and the MSI capability is used by the IOH instead.

#### **16.8.2.2 PCI Express Hot-Plug Interrupts**

The IOH generates an Assert/Deasset\_HPGPE message to the ICH over the ESI link or an MSI when a hot-plug event occurs on any of its standard PCI Express interfaces. Refer to [Figure 16-12](#page-247-0) for the hot-plug interrupt flow priority. The GPE messages are selected when bit 3 in the Miscellaneous Control and Status Register (MISCCTRLSTS) is set. Refer to [Section 21.12.3.13](#page-496-0). If this bit is clear, the MSI method is selected (note that the MSI Enable bit in the (MSIX)MSGCTRL register does not control selection of GPE versus MSI method). Refer to the *PCI Express Base Specification,* Revision 2.0 for details of MSI generation on a PCI Express Hot-Plug event. This section covers how the GPE event is generated for PCI Express hot-plug events.

PCI Express hot-plug events are defined as a set of actions: Command completed, Presence Detect changed, MRL sensor changed, power fault detected, Attention button pressed and data Link layer state changed events. Each of these hot-plug events have a corresponding bit in the PCI Express Slot status and control registers. The IOH processes hot-plug events using the wired-OR (collapsed) mechanism to emulate the level sensitive requirement for the legacy interrupts on ESI. When the wired-OR output is set, the Assert\_HPGPE is sent to the ICH. When software clears all the associated register bits (that are enabled to cause an event) across the ports, the IOH will generate a Deassert\_HPGPE message to the ICH. Refer to [Chapter 8, "Interrupts,"](#page-134-0) for details of how these messages are routed to the ICH. Note that Assert/Deassert\_HPGPE messages could be received from downstream of a PCIe port (when that port connects to a downstream IOH) and these messages are collapsed with internally generated PMEGPE virtual wires as well.





#### <span id="page-247-0"></span>**Figure 16-12.PCI Express Hot-Plug Interrupt Flow**



# **16.9 Virtual Pin Ports (VPP)**

The IOH contains a VPP that serially shifts the sideband PCI Express Hot-Plug signals in and out. VPP is a dedicated 100 KHz SMBus interface that connects to a number of serial to parallel I/O devices, such as the PCA9555. The PCA9555 supports 16 GPIOs structured as two 8-bit ports, with each GPIO configurable as an input or an output. Reading or writing to the PCA9555 component with a specific command value reads or writes the GPIOs or configures the GPIOs to be either input or output. The IOH supports up to nine PCIe Hot-Plug ports through the VPP interface with maximum of 5 PCA9555, or similar devices, populated.

The IOH VPP supports SMBus devices with command sequence as shown [Table 16-5](#page-248-1). Each PCI Express port is associated with one of the 8-bit ports of the serial-to-parallel I/O device. The mapping is defined by a Virtual Pin Port register field in the VPP control register (VPPCTRL) for each PCIe slot. The VPP register holds the SMBus address and Port (0 or 1) of the I/O Port associated with the PCI Express port. A[1:0] pins on each I/O Extender (that is, PCA9555, and so on) connected to the IOH must be strapped uniquely.



#### <span id="page-248-1"></span>**Table 16-5. I/O Port Registers in On-Board SMBus Devices Supported by IOH**

# <span id="page-248-0"></span>**16.10 Operation**

When the IOH comes out of Powergood reset, the I/O ports are inactive. The IOH is not aware of how many I/O extenders are connected to the VPP, what their addresses are, nor what PCI Express ports are hot-pluggable. The IOH does not master any commands on the SMBus until a VPP enable bit is set.

For PCI Express 1.0a slots, an additional form factor (FF) bit the VPP control register (VPPCTRL) is used to differentiate card, module or cable hot-plug support. When BIOS sets the Hot-Plug Capable bit in the root port PCI Express capability register for the first time, the IOH initializes the associated VPP corresponding to that root port with direction and logic level configuration. From then on, the IOH continually scans in the inputs and scans out the outputs corresponding to that port. VPP registers for PCI Express 1.0a ports which do not have the VPP enable bit set are invalid and ignored.

[Table 16-6](#page-249-0) defines how the eight hot-plug signals are mapped to pins on the I/O extender's GPIO pins. When the IOH is not doing a direction or logic level write (which would happen when a PCI Express port is first setup for hot-plug), it performs input register reads and output register writes to all valid VPPs. This sequence repeats indefinitely until a new VPP enable bit is set. To minimize the completion time of this sequence, both ports in the external device are written or read in any sequence. If only



one port of the external device has yet been associated with a hot-plug capable root port, the value read from the other port of the external device are discarded and only de-asserted values are shifted out for the outputs. See [Table 16-6](#page-249-0) for the details.



#### <span id="page-249-0"></span>**Table 16-6. Hot-Plug Signals on the Virtual Pin Port**

[Table 16-7](#page-249-1) describes the sequence generated for a write to an I/O port. Both 8-bit ports are always written. If a VPP is valid for the 8-bit port, the output values are updated as per the PCI Express Slot Control register for the associated PCI Express slot.

## <span id="page-249-1"></span>**Table 16-7. Write Command**





The IOH issues Read Commands to update the PCIe Slot Status register from the I/O port. The I/O port requires that a command be sent to sample the inputs, then another command is issued to return the data. The IOH always reads inputs from both 8-bit ports. If the VPP is valid, the IOH updates the associated PEXSLOTSTS (for PCIe) register according to the values of MRL#/EMLSTS#, BUTTON#, PWRFLT# and PRSNT# read from the value register in the I/O port. Results from invalid VPPs are discarded. [Table 16-8](#page-250-1) defines the read command format.

## <span id="page-250-1"></span>**Table 16-8. Read Command**



# <span id="page-250-0"></span>**16.10.1 Intel QuickPath Interconnect Hot-Plug**

Refer to [Figure 16-13](#page-251-0). In the IOH, Intel QPI hot-plug is performed by the BMC. IOH provides a minimal set of hardware to assist Intel QPI hot-plug operation. In this model, BMC monitors and controls all hot-plug signals for Intel QPI agents (CPU and IOH). BMC is required to generate interrupts to request CPU for hot-plug event services. Interrupt to CPU is delivered through the assertion of GPIO pins provided by the ICH. The supported interrupts include PMI/SMI and SCI.





#### <span id="page-251-0"></span>**Figure 16-13.Intel QPI Hot Add/Remove Support**

#### **16.10.1.1 IOH Hardware Support for Intel QPI Hot-Plug**

IOH core provides the following features for Intel QPI hot add/remove support.

1. Intel QPI participant list

IOH provides a participant list (QPIPSB, QPIPNCB, QPIPLKBL, QPIPQBL registers). This is realized through a 32-bit vector, with each bit representing a NodeID. This means IOH supports only local broadcast where the maximum number of the node IDs is 32. The participation list will be modified by firmware for hot add/remove of IOH or CPU.

2. System Quiescence support

Refer to [Section 4.7](#page-76-0), IOH provides a mechanism to quiesce the system through combination of inband message cycle and CSR bits. Writing to IOH quiescence CSR bit (QPIPQC) triggers the IOH to issue SpcStopReq messages to all nodes in the partition of the hot add/remove operation. Quiescence is required because the participation lists, source decoders, and routing tables of CPUs and IOHs need to change to reflect the new configuration. While the tables are being changed, the system must not allow traffic to reference these tables. Once the StartReq phase begins, the new information is used for routing stalled and subsequent traffic.

3. IOH write cache flushing and queue draining

Hot add/remove requires flushing of the write cache and draining of queues. IOH provides CSR bits (QPIPWRF) for firmware to initiate cache flushing and queue draining operation. Upon setting of the CSR bit, IOH initiates the associated operation. The completion of the operation clears the corresponding CSR bit. See [Section 4.8](#page-79-0) for the details of write cache operations.


4. Intel QPI Link Layer Control/Status Registers

IOH defines a set of CSRs associated with Intel QPI link layer (QPI\*LS). These CSRs are located in the QPICFG space. The CSRs provide control/status of the link and interrupt generation due to a link change state. The interrupt is programmable to SMI, PMI, SCI, or disabled. Intel QPI physical layer registers (QPI\*PHIS) are in DFx space.

5. Intel QPI Link Stall Before Physical Initialization

IOH provides a BMCINIT strap pin that causes the IOH to stall before Intel QPI physical layer initialization. This stall allows the BMC to initialize the IOH (for example, Intel QPI Node ID, Agent Type, Routing Table,..., and so forth) prior to the Intel QPI link parameter exchange phase. Once IOH is setup properly, BMC writes a 1 to the PhyInitBegin bit in the QPI[1:0]PH\_CTR register to start Intel QPI physical layer training and proceed to the Link layer initialization phase. In a system without a BMC, IOH can also be configured to complete the Intel QPI PHY and Link initialization rather than being stalled. In this case, the values for the Intel QPI parameters are derived from the straps and default CSR values. The method of holding the CPU in reset to stall the Intel QPI links can be used instead of using the BMCINIT strap.

6. Scratch Pad and Semaphore Registers

IOH contains 16 scratch pad and semaphore registers in the unprivileged space (SR, CWR, IR, TSR TOR). 16 scratch pad and semaphore register in the privilege space (PSR, PCWR, PIR, PTSR, PTOR). These registers provide means of communication between the CPUs and BMC. Hot add/remove operations are coordinated between the CPUs, and between CPUs and BMC using these registers.

## **16.10.2 IOH Hot-plug**

IOH component can be hot added/removed through the support of the Intel QPI or PCIe hot-plug features. By design, add/remove of an IOH causes either Intel QPI hotplug event, or PCIe hot-plug event, but never both. Refer to the Intel QPI hot-plug described in this chapter and PCIe hot-plug described in the PCIe specification for more details.

*Note:* Above prescribes the limitations of IOH hot-plug including the requirement that the legacy IOH cannot be removed from the system. For any non-legacy IOHs which connect to an additional ICH, there is the further requirement that the IOH and ICH are both on the same FRU and are powered off together. ESI hot-plug is not supported.

## **16.10.3 SMBus and Memory Hot-plug**

Both IOH and CPU have SMBus interfaces. When IOH or CPU is hot added/removed, it creates an SMBus hot-plug event in addition to PCIe or Intel QPI hot-plug. The support of SMBus hot-plug is done entirely out-of-band by the BMC. IOH provides no special hardware to support SMBus hot-plug.

CPU provides memory hot-plug feature. IOH provides no special hardware to support for memory hot-plug.



**Reliability, Availability, Serviceability (RAS)**



# **17 Intel® Trusted Execution Technology**

# **17.1 Introduction**

Intel's technology for safer computing, Intel® Trusted Execution Technology (Intel® TXT), defines platform-level enhancements that provide the building blocks for creating trusted platforms.

Whenever the word trust is used, there must be a definition of who is doing the trusting and what is being trusted. This enhanced platform helps to provide the authenticity of the controlling environment such that those wishing to rely on the platform can make an appropriate trust decision. The enhanced platform determines the identity of the controlling environment by accurately measuring the controlling software.

Another aspect of the trust decision is the ability of the platform to resist attempts to change the controlling environment. The enhanced platform will resist attempts by software processes to change the controlling environment or bypass the bounds set by the controlling environment.

Intel TXT is a set of extensions designed to provide a measured and controlled launch of system software that will then establish a protected environment for itself and any additional software that it may execute.

These extensions enhance two areas:

- The launching of the Measured Launched Environment (MLE).
- The protection of the MLE from potential corruption.

The enhanced platform provides these launch and control interfaces using Safer Mode Extensions (SMX). The SMX interface includes the following functions:

- Measured/Verified launch of the MLE.
- Mechanisms to ensure the above measurement is protected and stored in a secure location.
- Protection mechanisms that allow the MLE to control attempts to modify itself.

For more information refer to the *Intel® TXT BIOS Writer's Guide* and *Intel® TXT Measured Launched Environment Developer's Guide*. Also refer to http:// download.intel.com/technology/security/downloads/315168.pdf for the configuration register settings and recommendations needed to support this feature.

**§**



**Intel® Trusted Execution Technology**



# **18 Intel® Virtualization Technology**

## **18.1 Introduction**

Intel<sup>®</sup> Virtualization Technology (Intel<sup>®</sup> VT) is the technology that makes a single system appear as multiple independent systems to software. This allows for multiple independent operating systems to be running simultaneously on a single system. The first revision of this technology, Intel Virtualization Technology (Intel VT) for IA-32 Intel<sup>®</sup> Architecture (Intel VT-x) added hardware support in the processor to improve the virtualization performance and robustness. The second revision of this specification, Intel Virtualization Technology (Intel VT) for Directed I/O (Intel VT-d) adds chipset hardware implementation to improve I/O performance and robustness.

# **18.2 Intel VT-d**

Features Supported

- Support for root entry, context entry and default context
- 48 bit max guest address width and 41/46/51 bit max host address width for nonisoch traffic, in MP profiles
- Support for 4K page sizes only
- Support for register based fault recording only and support for MSI interrupts for faults
	- Support for fault collapsing based on Requester ID, OS-visible Intel ME PCI devices and CB3 DMA
- Support for both leaf and non-leaf caching
- Support for boot protection of default page table
- Support for non-caching of invalid page table entries
- Support for Intel VT-d read prefetching/snarfing, that is, translations within a cacheline are stored in an internal buffer for reuse for subsequent transactions.

## **18.3 Intel VT-d2 Features**

- Support for PCISIG endpoint caching (ATS)
- Support for interrupt remapping
- Support for queue-based invalidation interface
- Support for Intel VT-d read prefetching/snarfing e.e. translations within a cacheline are stored in an internal buffer for reuse for subsequent transactions
- Intel VT-d Features Not Supported
- No support for advance fault reporting
- No support for super pages
- No support for 1 or 2 level page walks for 1, 2, or 3 level walks for non-isoch remap engine



- No support for Intel VT-d translation bypass address range (such usage models need to be resolved with VMM help in setting up the page tables correctly)
- Support for queue-based invalidation interface

# **18.4 Other Virtualization Features Supported**

- Support for FLR for CB DMA per PCIE ECR
- Support for V, B, C, R and U bits in ACS ECN
	- IOH performs error checking for the V and B bits. C, R and U bits have no impact on IOH, that is, they are simply capability bits that IOH advertises and nothing more
- ARI ECN compliant to support IOV devices





# **19 Signal List**

This chapter lists all the logical signals which interface to the IOH. This chapter should not be explicitly used to calculate the pin count for the IOH.

## **19.1 Conventions**

The terms *assertion* and *deassertion* are used extensively when describing signals, to avoid confusion when working with a mix of active-high and active-low signals. The term *assert*, or *assertion*, indicates that the signal is active, independent of whether the active level is represented by a high or low voltage. The term *deassert*, or *deassertion*, indicates that the signal is inactive.

Signal names may or may not have a  $*$  N" appended to them. The  $*$  N" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When  $\mathcal{L}N''$  is not present after the signal name the signal is asserted when at the high voltage level.

When discussing data values used inside the component, the logical value is used; that is, a data value described as "1101b" would appear as "1101b" on an active-high bus, and as "0010b" on an active-low bus. When discussing the assertion of a value on the actual pin, the physical value is used; that is, asserting an active-low signal produces a "0" value on the pin.

[Table 19-1](#page-258-0) and [Table 19-2](#page-258-1) list the reference terminology used later for buffer technology types (for example, HCSL, and so on) used and buffering signal types (for example, input, output, and so on) used.



#### <span id="page-258-0"></span>**Table 19-1. Buffer Technology Types**

#### <span id="page-258-1"></span>**Table 19-2. Buffer Signal Directions**





Some signals or groups of signals have multiple versions. These signal groups may represent distinct but similar ports or interfaces, or may represent identical copies of the signal used to reduce loading effects. [Table 19-3](#page-259-0) shows the conventions the IOH uses.

#### <span id="page-259-0"></span>**Table 19-3. Signal Naming Conventions**



# **19.2 Signal List**

In the following tables Signal Group column is used for signals with specific DC characteristics.









## **Table 19-5. Intel QuickPath Interconnect Signals**

## **Table 19-6. PCI Express Signals (Sheet 1 of 2)**





## **Table 19-6. PCI Express Signals (Sheet 2 of 2)**



#### **Table 19-7. Signals**



### **Table 19-8. MISC Signals (Sheet 1 of 3)**







#### **Table 19-8. MISC Signals (Sheet 2 of 3)**



## **Table 19-8. MISC Signals (Sheet 3 of 3)**



#### **Table 19-9. Controller Link Signals**







## **Table 19-10. RMII Signals**

#### **Table 19-11. Power and Ground (Sheet 1 of 2)**





## **Table 19-11. Power and Ground (Sheet 2 of 2)**





# **19.3 PCI Express Width Strapping**

## **Table 19-12. PEWIDTH[5:0] Strapping Options**





# **19.4 IOH Signal Strappings**



**Signal List**





**§**



**Signal List**



# **20 DC Electrical Specifications**

In this section, each interface is broken down into groups of signals that have similar characteristics and buffer types.

# **20.1 DC Characteristics**

This section documents the DC characteristics of Intel® 7500 chipset. The specification is split into several sections:

- Clocks
- PCI Express/ESI
- GPIO (CMOS) 1.1v I/O
- GPIO 3.3v (CMOS) I/O
- GPIO 3.3v (OD) I/O
- SMBus Interface
- JTAG Interface
- ME RMII Interface

#### **Table 20-1. Clock DC Characteristics (Sheet 1 of 2)**





#### **Table 20-1. Clock DC Characteristics (Sheet 2 of 2)**



#### *Notes:*

- 1. Refer to [Figure 20-1](#page-273-0) Differential Clock Crosspoint Specification and [Figure 20-2](#page-274-0) Differential Clock Waveform.
- 2. Crossing voltage is defined as the instantaneous voltage when the rising edge of CORECLKP is equal to the falling edge of CORECLKN.
- 3. Overshoot is defined as the absolute value of the maximum voltage.
- 
- 4. Undershoot is defined as the absolute value of the minimum voltage.<br>5. Ringback Margin is defined as the absolute voltage difference between 5. Ringback Margin is defined as the absolute voltage difference between the maximum Rising Edge Ringback and the maximum Falling Edge Ringback. Both maximum Rising and Falling Ringbacks should not cross the threshold region.
- 6. Threshold Region is defined as a region centered around the crossing point voltage in which the differential receiver switches. It includes input threshold hysteresis.
- 7. The crossing point must meet the absolute and relative crossing point specifications simultaneously.
- 8. VHavg (the average of V<sub>IH</sub>) can be measured directly using "Vtop" on Agilent\* scopes and "High" on Tektronix\* scopes.

# **20.2 PCI Express\* / ESI Interface DC Characteristics**

#### **Table 20-2. PCI Express / ESI Differential Transmitter (Tx) Output DC Characteristics**



*Notes:*

1. Specified at the measurement point into a timing and voltage compliance test load and measured over any 250 consecutive TX UIs.

#### **Table 20-3. PCI Express / ESI Differential Receiver (Rx) Input DC Characteristics**





*Notes:*

- 1. Specified at the measurement point and measured over any 250 consecutive UIs. If the clock to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 2. A TRX-EYE=0.40UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total .6 UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 3. Impedance during all LTSSM states. When transitioning from a Fundamental Reset to Detect (the initial state of the LTSSM) there is a 5 ms transition time before Receiver termination values must be met on all un-configured Lanes of a Port.
- 4. The RX DC Common Mode Impedance that exists when no power is present or Fundamental Reset is asserted. This helps ensure that the Receiver Detect circuit will not falsely assume a Receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.

# **20.3 Miscellaneous DC Characteristics**



#### **Table 20-4. CMOS, JTAG, SMBUS, GPIO3.3V, and MISC DC Characteristics (Sheet 1 of 2)**





#### **Table 20-4. CMOS, JTAG, SMBUS, GPIO3.3V, and MISC DC Characteristics (Sheet 2 of 2)**

#### *Notes:*

1. N/A for Open Drain pins.

#### <span id="page-273-0"></span>**Figure 20-1. Differential Measurement Point for Rise and Fall Time**







## <span id="page-274-0"></span>**Figure 20-2. Differential Measurement Point for Ringback**





**DC Electrical Specifications**



# **21 Configuration Register Space**

This chapter describes both the PCI configuration space and CSRCFG configuration space registers.

## **21.1 Device Mapping: Functions Specially Routed by the IOH**

All devices on the IOH reside on Bus 0. The following table describes the devices and functions that the IOH implements or routes specially.



#### <span id="page-276-0"></span>**Table 21-1. Functions Specially Handled by the IOH**



## **21.2 Unimplemented Devices/Functions and Registers**

Configuration reads to unimplemented functions and devices will return all ones emulating a master abort response. There is no asynchronous error reporting when a configuration read master aborts. Configuration writes to unimplemented functions and devices will return a normal response to Intel QuickPath Interconnect.

Software should not attempt or rely on reads or writes to unimplemented registers or register bits. Unimplemented registers return all zeroes when read. Writes to unimplemented registers are ignored. For configuration writes to these registers, the completion is returned with a normal completion status (not master-aborted).

## **21.2.1 Register Attribute Definition**

The bits in the configuration register descriptions will all be assigned attributes. The following table defines all the attributes types. All bits will be set to their default value by any reset that resets the IOH core, except the Sticky bits. Sticky bits are only reset by the PWRGOOD reset.

#### **Table 21-2. Register Attributes Definitions (Sheet 1 of 2)**





## **Table 21-2. Register Attributes Definitions (Sheet 2 of 2)**





# **21.3 RID Implementation in IOH**

## **21.3.1 Background**

Historically, a new value has been assigned to Revision ID (RID in PCI header space) for every stepping of a chipset. RID provides a way for software to identify a particular component stepping when a driver change or patch unique to that stepping is needed.

Operating systems detect RID during device enumeration to notify the user on the presence of new hardware. This may create problems for OEM when installing OS images on a new stepping of a product that is essentially identical to the previous stepping. In some cases, "New Hardware Found" messages may disrupt end user IT customer software images.

The solution is to implement a mechanism to select one of the two possible values to be read from the RID register. The default power-on value for the RID register will be called the Stepping Revision ID (SRID). When necessary, the BIOS can select a second value, called the Compatible Revision ID (CRID), to be read from the RID register.

**Stepping Revision ID (SRID):** This is the default power on value for mask/metal steppings.

**Compatible Revision ID (CRID):** The CRID functionality gives BIOS the flexibility to load OS drivers optimized for a previous revision of the silicon instead of the current revision of the silicon in order to reduce drivers updates and minimize changes to the OS image for minor optimizations to the silicon for yield improvement, or feature enhancement reasons that do not negatively impact the OS driver functionality.

## **21.3.2 Stepping Revision ID (SRID)**

The SRID is a 4-bit hardwired value assigned by Intel, based on product's stepping. The SRID is not a directly addressable PCI register. The SRID value is reflected through the RID register when appropriately addressed. The 4 bits of the SRID are reflected as the two least significant bits of the major and minor revision field respectively.

## **21.3.3 Conceptual Description**

Following reset, the SRID value may be read from the RID register at offset 08h of all devices and functions in the IOH chipset, which reflects the actual product stepping. To select the CRID value, BIOS/configuration software writes a 32-bit key value of 00000069h to Bus 0, Device 0, Function 0 (ESI port) of the IOH's RID register at offset 08h. Through a comparator, the written value is matched with a key value of "00000069h". The comparator output is flopped and controls the selection of either CRID or RID. Subsequent reads to RID register at offset 08h will return CRID if the comparator flop is set. Otherwise it will always return the SRID when the comparator flop is reset. The internal RID comparator flop in the ESI port (Bus 0 device 0 Function 0) is a "write-once" register and gets locked after the first write to offset 08h.

The RID values for all devices and functions in IOH are changed together by writing the key value (00000069h) to the RID register in Bus 0, Device 0, Function 0. Writing to the RID register of other devices has no effect. A reset will change the RID selection back to SRID. The CRID values are programmed during manufacture to suit the customer needs and the BIOS can set the comparator as described above for software to read the CRID values.



## **21.4 Standard PCI Configuration Space (0x0 to 0x3F) - Type 0/1 Common Configuration Space**

This section covers registers in the 0x0 to 0x3F region that are common to all the devices 0 to 22. Comments at the top of the table indicate what devices/functions the description applies to. Exceptions that apply to specific functions are noted in the individual bit descriptions.

## **21.4.1 Configuration Register Map**



#### **Table 21-3. PCIe Capability Registers for Devices with PCIe Extended Configuration Space**

*Notes:*

1. CAPPTR points to the first capability block which is at 0x40h

*Italics* indicates register only present in devices/functions with extended configuration space. For the PCI Express port registers, please refer to the PCI Express register section.



## **21.4.2 Register Definitions - Common**

This section describes the common header registers that are present in all PCI Express devices. It covers registers from offset 0x0 to 0x3F. Note that the PCI Express ports and DMA registers are being defined in their own sections and should be used instead of this section.

#### **21.4.2.1 VID: Vendor Identification Register**

The Vendor Identification Register contains the Intel identification number.



#### **21.4.2.2 DID: Device Identification Register**

Device ID register with IOH-specific device IDs.





#### **21.4.2.3 PCICMD: PCI Command Register**

This register defines the PCI 3.0 compatible command register values applicable to PCI Express space.









#### <span id="page-284-0"></span>**21.4.2.4 PCISTS: PCI Status Register**

The PCI Status register is a 16-bit status register that reports the occurrence of various events associated with the primary side of the "virtual" PCI-PCI bridge embedded in PCI Express ports and also primary side of the other devices on the internal IOH bus.









#### **21.4.2.5 RID: Revision Identification Register**

This register contains the revision number of the IOH. The revision number steps the same across all devices and functions, that is, individual devices do not step their RID independently. Note that the revision id for the JTAG IDCODE register also steps with this register.

IOH supports the CRID feature where this register's value can be changed by BIOS.





## **21.4.2.6 CCR: Class Code Register**

This register contains the Class Code for the device.



## **21.4.2.7 CLS: Cacheline Size Register**




#### **21.4.2.8 HDR: Header Type Register**

This register identifies the header layout of the configuration space.



## **21.4.2.9 SVID: Subsystem Vendor ID**

Subsystem vendor ID.



### **21.4.2.10 SID: Subsystem Device ID**

Subsystem device ID.





### **21.4.2.11 CAPPTR: Capability Pointer**

The CAPPTR is used to point to a linked list of additional capabilities implemented by the device. It provides the offset to the first set of capabilities registers located in the PCI compatible space from 40h.



#### **21.4.2.12 INTL: Interrupt Line Register**

The Interrupt Line register is used to communicate interrupt line routing information between initialization code and the device driver.





#### **21.4.2.13 INTP: Interrupt Pin Register**

Indicates what INTx message a device generates. This register has no meaning for the IOH devices covered by this section.



# **21.4.3 Register Definitions - Extended Config Space**

The registers in this section are common for devices/functions with extended configuration space. These registers allow software to access the extended space while running under shrink wrapped OS's. The only exceptions are that the PCI Express ports and DMA registers, which may have additional characteristics are being defined in their own respective sections.

#### **21.4.3.1 CAPID: PCI Express Capability List Register**

The PCI Express Capability List register enumerates the PCI Express Capability structure in the PCI 3.0 configuration space.



#### **21.4.3.2 NXTPTR: PCI Express Next Capability List Register**

The PCI Express Capability List register enumerates the PCI Express Capability structure in the PCI 3.0 configuration space.





## **21.4.3.3 EXPCAP: PCI Express Capabilities Register**

The PCI Express Capabilities register identifies the PCI Express device type and associated capabilities.



### **21.4.3.4 DEVCAP: PCI Express Device Capabilities Register**

The PCI Express Device Capabilities register identifies device specific information for the device.







### **21.4.3.5 DEVCON: PCI Express Device Control Register**

The PCI Express Device Control register controls PCI Express specific capabilities parameters associated with the device.











# **21.4.3.6 DEVSTS: PCI Express Device Status Register**

The PCI Express Device Status register provides information about PCI Express device specific parameters associated with the device.







# **21.4.3.7 LNKCAP: PCI Express Link Capabilities Register**

The Link Capabilities register identifies the PCI Express specific link capabilities.







*Notes:*

1. There are restrictions with routing x2 lanes from IOH to a slot. See [Section 5.2](#page-86-0) for details.

### **21.4.3.8 LNKCON: PCI Express Link Control Register**

The PCI Express Link Control register controls the PCI Express Link specific parameters.







# **21.4.3.9 LNKSTS: PCI Express Link Status Register**

The PCI Express Link Status register provides information on the status of the PCI Express Link such as negotiated width, training, and so on.









## **21.4.3.10 SLTCAP: PCI Express Slot Capabilities Register**

The Slot Capabilities register identifies the PCI Express specific slot capabilities. These registers must be ignored by software on the ESI links.









## **21.4.3.11 SLTCON: PCI Express Slot Control Register**

The Slot Control register identifies the PCI Express specific slot control parameters for operations such as Hot-Plug and Power Management.









## **21.4.3.12 SLTSTS: PCI Express Slot Status Register**

The PCI Express Slot Status register defines important status information for operations such as Hot-Plug and Power Management.







## **21.4.3.13 ROOTCON: PCI Express Root Control Register**

The PCI Express Root Control register specifies parameters specific to the root complex port.











### **21.4.3.14 ROOTCAP: PCI Express Root Capabilities Register**

The PCI Express Root Status register specifies parameters specific to the root complex port.





## **21.4.3.15 ROOTSTS: PCI Express Root Status Register**

The PCI Express Root Status register specifies parameters specific to the root complex port.



#### **21.4.3.16 DEVCAP2: PCI Express Device Capabilities 2 Register**

The PCI Express Device Capabilities register identifies device specific information for the device.





### **21.4.3.17 DEVCON2: PCI Express Device Control 2 Register**

The PCI Express Device Control register controls PCI Express specific capabilities parameters associated with the device.



#### **21.4.3.18 DEVSTS2: PCI Express Device Status 2 Register**

The PCI Express Device Status register provides information about PCI Express device specific parameters associated with the device.





### **21.4.3.19 LNKCAP2: PCI Express Link Capabilities 2 Register**

The Link Capabilities register identifies the PCI Express specific link capabilities.



#### **21.4.3.20 LNKCON2: PCI Express Link Control 2 Register**

The PCI Express Link Control register controls the PCI Express Link specific parameters.



#### **21.4.3.21 LNKSTS2: PCI Express Link Status 2 Register**

The PCI Express Link Status register provides information on the status of the PCI Express Link such as negotiated width, training, and so on.



#### **21.4.3.22 SLTCAP2: PCI Express Slot Capabilities 2 Register**

The Slot Capabilities register identifies the PCI Express specific slot capabilities. These registers must be ignored by software on the ESI links.





### **21.4.3.23 SLTCON2: PCI Express Slot Control 2 Register**

The Slot Control register identifies the PCI Express specific slot control parameters for operations such as Hot-plug and Power Management.



#### **21.4.3.24 SLTSTS2: PCI Express Slot Status 2 Register**

The PCI Express Slot Status register defines important status information for operations such as Hot-plug and Power Management.





# **21.5 IOxAPIC Controller**

## **Table 21-4. IOH Device 19 I/OxAPIC Configuration Map - Offset 0x00-0xFF**





# **21.5.1 PCICMD: PCI Command Register (Dev #19)**

This register defines the PCI 3.0 compatible command register values applicable to PCI Express space.









# **21.5.2 PCISTS: PCI Status Register (Dev #19)**

The PCI Status register is a 16-bit status register that reports the occurrence of various events associated with the primary side of the "virtual" PCI-PCI bridge embedded in PCI Express ports and also primary side of the other devices on the internal IOH bus.







# **21.5.3 MBAR: IOxAPIC Base Address Register**





# **21.5.4 ABAR: I/OxAPIC Alternate BAR**



# **21.5.5 PMCAP: Power Management Capabilities Register**

The PM Capabilities Register defines the capability ID, next pointer and other power management related support. The following PM registers /capabilities are added for software compliance.







# **21.5.6 PMCSR: Power Management Control and Status Register**

This register provides status and control information for PM events in the PCI Express port of the IOH.







# **21.5.7 RDINDEX: Alternate Index to read Indirect I/OxAPIC Registers**





# **21.5.8 RDWINDOW: Alternate Window to read Indirect I/OxAPIC Registers**



# **21.5.9 IOAPICTETPC: IOxAPIC Table Entry Target Programmable Control**







# **21.5.10 MBAR: IOxAPIC Base Address Register**





# **21.5.11 ABAR: I/OxAPIC Alternate BAR**



# **21.5.12 PMCAP: Power Management Capabilities Register**

The PM Capabilities Register defines the capability ID, next pointer and other power management related support. The following PM registers /capabilities are added for software compliance.







# **21.5.13 PMCSR: Power Management Control and Status Register**

This register provides status and control information for PM events in the PCI Express port of the IOH.







# **21.5.14 RDINDEX: Alternate Index to read Indirect I/OxAPIC Registers**




# **21.5.15 RDWINDOW: Alternate Window to read Indirect I/OxAPIC Registers**



# **21.5.16 IOAPICTETPC: IOxAPIC Table Entry Target Programmable Control**







# **21.5.17 I/OxAPIC Memory Mapped Registers**

I/OxAPIC has a direct memory mapped space. An index/data register pair is located within the directed memory mapped region and is used to access the redirection table entries. provides the direct memory mapped registers of the I/OxAPIC. The offsets shown in the table are from the base address in either ABAR or MBAR or both. Accesses to addresses beyond 40h return all 0s.

Note that only addresses up to offset 0xFF can be accessed via the ABAR register whereas offsets up to 0xFFF can be accessed via MBAR. Only aligned DWORD reads and write are allowed towards the I/OxAPIC memory space. Any other accesses will result in an error.





#### **Table 21-5. I/OxAPIC Direct Memory Mapped Registers**

# **21.5.18 Index Register**

The Index Register will select which indirect register appears in the window register to be manipulated by software. Software will program this register to select the desired APIC internal register.





# **21.5.19 Window Register**

This is a 32-bit register specifying the data to be read or written to the register pointed to by the index register. This register can be accessed in byte quantities.



# **21.5.20 PAR Register**



# **21.5.21 EOI Register**







#### **Table 21-6. I/OxAPIC Indexed Registers (Redirection Table Entries)**

# **21.5.22 APICID**

This register uniquely identifies an APIC in the system. This register is not used by OS'es anymore and is still implemented in hardware because of FUD.



## **21.5.23 Version**

This register uniquely identifies an APIC in the system. This register is not used by OS'es anymore and is still implemented in hardware because of FUD.







# **21.5.24 ARBID**

This is a legacy register carried over from days of serial bus interrupt delivery. This register has no meaning in IOH. It just tracks the APICID register for compatibility reasons.



# **21.5.25 BCFG**



# **21.5.26 RTL[0:23]: Redirection Table Low DWORD**

The information in this register along with Redirection Table High DWORD register is used to construct the MSI interrupt. There is one of these pairs of registers for every interrupt. The first interrupt has the redirection registers at offset 10h. The second interrupt at 12h, third at 14h, and so on, until the final interrupt (interrupt 23) at 3Eh.









# **21.5.27 RTH[0:23]: Redirection Table High DWORD**





# **21.6 Intel® VT, Address Mapping, System Management, Device Hide, Misc**

The offsets shown in [Table 21-4](#page-311-0) are offsets from the base of the CSR region. Any change to these registers under that event can only happen during an Intel QuickPath Interconnect quiescence flow. Any exceptions will be called out when appropriate.





*Notes:*

1. CAPPTR points to the first capability block



# **Table 21-8. Core Registers (Dev 20, Function 0)**





# **21.6.1 GENPROTRANGE0.BASE: Generic Protected Memory Range 0 Base Address Register**



# **21.6.2 GENPROTRANGE0.LIMIT: Generic Protected Memory Range 0 Limit Address Register**





# **21.6.3 IOHMISCCTRL: IOH MISC Control Register**





# **21.6.4 IOHMISCSS: IOH MISC Status**





# **21.6.5 IOH System Management Registers**

# **21.6.5.1 TSEGCTRL: TSeg Control Register**

The location of the TSeg region, size, and enable/disable control.



#### **21.6.5.2 GENPROTRANGE.BASE1: Generic Protected Memory Range 1 Base Address Register**





#### **21.6.5.3 GENPROTRANGE1.LIMIT: Generic Protected Memory Range 1 Limit Address Register**



#### **21.6.5.4 GENPROTRANGE2.BASE: Generic Protected Memory Range 2 Base Address Register**





#### **21.6.5.5 GENPROTRANGE2.LIMIT: Generic Protected Memory Range 2 Limit Address Register**



#### **21.6.5.6 TOLM: Top of Low Memory**

Top of low memory. Note that bottom of low memory is assumed to be 0.



## **21.6.5.7 TOHM: Top of High Memory**

Top of high memory. Note that bottom of high memory is fixed at 4 GB.





#### **21.6.5.8 NCMEM.BASE: NCMEM Base**

Base address of Intel® QuickPath Interconnect non-coherent memory.



#### **21.6.5.9 NCMEM.LIMIT: NCMEM Limit**

Limit of Intel QuickPath Interconnect non-coherent memory.





#### **21.6.5.10 DEVHIDE1: Device Hide 1 Register**

This register provides a method to hide the PCI config space of devices inside IOH, from the host initiated configuration accesses. This register has no impact on configuration accesses from SMBUS/JTAG ports of IOH. When set, all PCI configuration accesses from Intel QPI targeting the corresponding device's configuration space inside IOH are master aborted. When clear, configuration accesses targeting the device's configuration space are allowed.

























#### **21.6.5.11 DEVHIDE2: Device Hide 2 Register**

This register provides a method to hide the PCI config space of devices inside IOH, from the host initiated configuration accesses. This register has no impact on configuration accesses from SMBus/JTAG ports of an IOH.



#### **21.6.5.12 IOHBUSNO: IOH Internal Bus Number**







#### **21.6.5.13 LIO.BASE: Local I/O Base Register**

Provides the I/O range consumed by the hierarchy below an Intel QuickPath Interconnect port.



## **21.6.5.14 LIO.LIMIT: Local I/O Limit Register**





## **21.6.5.15 LMMIOL.BASE: Local MMIOL Base**



#### **21.6.5.16 LMMIOL.LIMIT: Local MMIOL Limit**



## **21.6.5.17 LMMIOH.BASE: Local MMIOH Base**







#### **21.6.5.18 LMMIOH.LIMIT: Local MMIOH Limit**



# **21.6.5.19 LMMIOH.BASEU: Local MMIOH Base Upper**





# **21.6.5.20 LMMIOH.LIMITU: Local MMIOH Limit Upper**



# **21.6.5.21 LCFGBUS.BASE: Local Configuration Bus Number Base Register**





# **21.6.5.22 LCFGBUS.LIMIT: Local Configuration Bus Number Limit Register**



## **21.6.5.23 GIO.BASE: Global I/O Base Register**



# **21.6.5.24 GIO.LIMIT: Global I/O Limit Register**





## **21.6.5.25 GMMIOL.BASE: Global MMIOL Base**



#### **21.6.5.26 GMMIOL.LIMIT: Global MMIOL Limit**





#### **21.6.5.27 GMMIOH.BASE: Global MMIOH Base**



#### **21.6.5.28 GMMIOH.LIMIT: Global MMIOH Limit**



# **21.6.5.29 GMMIOH.BASEU: Global MMIOH Base Upper**







# **21.6.5.30 GMMIOH.LIMITU: Global MMIOH Limit Upper**



# **21.6.5.31 GCFGBUS.BASE: Global Configuration Bus Number Base Register**





## **21.6.5.32 GCFGBUS.LIMIT: Global Configuration Bus Number Limit Register**



## **21.6.5.33 VTBAR: Base Address Register for Intel VT-d Chipset Registers**



## **21.6.5.34 VTGENCTRL: Intel VT-d General Control Register**









# **21.6.5.35 VTGENCTRL2: Intel VT-d General Control 2 Register**



# **21.6.5.36 VTSTS: Intel VT-d Status Register**



## **21.6.5.37 VTUNCERRSTS - VT Uncorrectable Error Status Register**







# **21.6.5.38 VTUNCERRMSK - VT Uncorrectable Error Mask Register**



# **21.6.5.39 VTUNCERRSEV - VT Uncorrectable Error Severity Register**






## **21.6.5.40 VTUNCERRPTR - VT Uncorrectable Error Pointer Register**





## **21.6.6 Semaphore and Scratch Pad Registers (Dev20, Function 1)**



## **Table 21-9. Semaphore and Scratch pad Registers (Dev 20, Function 1)**

*Notes:*

1. CAPPTR points to the first capability block



## **21.6.6.1 SR[0:3]: Scratch Pad Register 0-3 (Sticky)**





## **21.6.6.2 SR[4:7]: Scratch Pad Register 4-7 (Sticky)**



#### **21.6.6.3 SR[8:11]: Scratch Pad Register 8-11 (Non-Sticky)**



## **21.6.6.4 SR[12:15]: Scratch Pad Register 12-15 (Non-Sticky)**



#### **21.6.6.5 SR[16:17]: Scratch Pad Register 16-17 (Non-Sticky)**





## **21.6.6.6 CWR[0:3]: Conditional Write Registers 0-3**



## **21.6.6.7 CWR[4:7]: Conditional Write Registers 4-7**



## **21.6.6.8 CWR[8:11]: Conditional Write Registers 8-11**





## **21.6.6.9 CWR[12:15]: Conditional Write Registers 12-15**



## **21.6.6.10 CWR[16:17]: Conditional Write Registers 16-17**



#### **21.6.6.11 IR[0:3]: Increment Registers 0-3**





#### **21.6.6.12 IR[4:7]: Increment Registers 4-7**



## **21.6.6.13 IR[8:11]: Increment Registers 8-11**



### **21.6.6.14 IR[12:15]: Increment Registers 12-15**





## **21.6.6.15 IR[16:17]: Increment Registers 16-17**





## **21.6.7 IOH System/Control Status Registers**

#### **Table 21-10. IOH Control/Status & Global Error Register Map (Dev 20, Function 2, Page 1 of 4)**



*Notes:*

1. CAPPTR points to the first capability block





#### **Table 21-11. IOH Control/Status & Global Error Register Map (Dev 20, Function 2, Page 2 of 4)**





## **Table 21-12. IOH Local Error Map #1 (Dev 20, Function 2, Page 3 of 4)**





## **Table 21-13. IOH Local Error Map #2 (Dev 20, Function 2, Page 4 of 4)**



#### **21.6.7.1 QPIERRSV: Intel QuickPath Interconnect Link/Physical Error Severity Register**

This register associates the detected Intel QPI Link and Physical Layer errors to an error severity level. An individual error is reported with the corresponding severity in this register. Software can program the error severity to one of the three severities supported by IOH. This register is sticky and can only be reset by PWRGOOD. The default error severity mapping is defined in [Table 16-2.](#page-231-0)





#### **21.6.7.2 QPIPERRSV: Intel QuickPath Interconnect Protocol Error Severity Register**

This register associates the detected Intel QuickPath Interconnect Protocol and Routing layer errors to an error severity level. An individual error is reported with the corresponding severity in this register. Software can program the error severity to one of the three severities supported by IOH. This register is sticky and can only be reset by PWRGOOD. The default error severity mapping is defined in [Table 16-2](#page-231-0).





#### **21.6.7.3 IOHERRSV: IOH Core Error Severity Register**

This register associates the detected IOH internal core errors to an error severity level. An individual error is reported with the corresponding severity in this register. Software can program the error severity to one of the three severities supported by IOH. This register is sticky and can only be reset by PWRGOOD:



#### **21.6.7.4 MIERRSV: Miscellaneous Error Severity Register**

This register associates the detected IOH miscellaneous errors to an error severity level. An individual error is reported with the corresponding severity in this register. Software can program the error severity to one of the three severities supported by IOH. This register is sticky and can only be reset by PWRGOOD:







## **21.6.7.5 PCIERRSV: PCIe Error Severity Map Register**

This register allows remapping of the PCIe errors to the IOH error severity.





## **21.6.7.6 THRERRSV: Thermal Error Severity Register**

This register associates the detected thermal errors to an error severity level. An individual error is reported with the corresponding severity in this register. Software can program the error severity to one of the three severities supported by IOH. This register is sticky and can only be reset by PWRGOOD:





## **21.6.7.7 SYSMAP: System Error Event Map Register**

This register maps the error severity detected by the IOH to the system events. When an error is detected by the IOH, its corresponding error severity determines which system event to generate according to this register.





#### **21.6.7.8 VIRAL: Viral Alert Register**

This register provides the option to generate viral alert upon the detection of fatal error.



#### **21.6.7.9 ERRPINCTL: Error Pin Control Register**

This register provides the option to configure an error pin to either as a special purpose error pin which is asserted based on the detected error severity, or as a general purpose output which is asserted based on the value in the ERRPINDAT. The assertion of the error pins can also be completely disabled by this register.





#### **21.6.7.10 ERRPINST: Error Pin Status Register**

This register reflects the state of the error pin assertion. The status bit of the corresponding error pin is set upon the deassertion to assertion transition of the error pin. This bit is cleared by the software with writing 1 to the corresponding bit.



#### **21.6.7.11 ERRPINDAT: Error Pin Data Register**

This register provides the data value when the error pin is configured as a generalpurpose output.





#### **21.6.7.12 VPPCTL: VPP Control**

This register defines the control/command for PCA9555.



#### **21.6.7.13 VPPSTS: VPP Status Register**

This register defines the status from PCA9555.





#### **21.6.7.14 PRSTRDY: Reset Release Ready**

This register is used to indicate to BMC that IOH has received CPU\_RST\_DONE\_ACK from the ICH, and that BMC can release the reset. Note: This register applies only to the legacy IOH where an ICH is connected. For non-legacy IOH, the corresponding bit in this register is always set to 0.



#### **21.6.7.15 GENMCA: Generate MCA Register**

This register is used to generate MCA interrupt to CPU by firmware.



#### **21.6.7.16 GENVIRAL: Generate Viral**

This register is used to generate Viral alert to CPU by firmware and clear Viral.







#### **21.6.7.17 SYRE: System Reset**

This register controls IOH reset behavior. Any resets produced by a write to this register must be delayed until the configuration write is completed on the PCIe/ESI, Intel QuickPath Interconnect, SMBUS, and JTAG interfaces.

There is no "SOFT RESET" bit in this register. That function is invoked through the ESI interface. There are no Intel QPI:PCI Express gear ratio definitions in this register. The Intel QuickPath Interconnect frequencies are specified in the FREQ register. The PCI Express frequencies are automatically negotiated inband.





#### **21.6.7.18 FREQ: Frequencies**

This register defines the Intel® QuickPath Interconnect frequency. The QPIFREQSEL[1:0] straps determines the Intel® QuickPath Interconnect link:core frequency ratio. This FREQ register is read-only, and it indicates the PRESENT frequency of the links.

*Note:* This register is sticky. The frequency bits and can only be latched in at PWRGOOD.



#### **21.6.7.19 CAPTIM: Cap Timer**

This register sets the cap timer count value.



#### **21.6.7.20 EOI\_CTRL: Global EOI Control Register**





# **21.7 Global Error Registers**

## **Table 21-14. IOH Control/Status & Global Error Register Map (Dev 20, Function 2)**





## **21.7.1 Global Error Registers**

## **21.7.1.1 GNERRST: Global Non-Fatal Error Status Register**

This register indicates the status of non-fatal error reported to the IOH global error logic. An individual error status bit that is set indicates that a particular local interface has detected an error.







#### **21.7.1.2 GFERRST: Global Fatal Error Status Register**

This register indicates the fatal error reported to the IOH global error logic. An individual error status bit that is set indicates that a particular local interface has detected an error.







#### **21.7.1.3 GERRCTL: Global Error Control**

This register controls the reporting of errors detected by the IOH local interfaces. An individual error control bit that is set disable (masks) error reporting of the particular local interface; software may set or clear the control bit. This register is not sticky and it gets reset to default upon system reset.

Note that bit fields in this register can become reserved depending on the port configuration. For example, if the PCIe port is configured as 2X8 ports, then only the corresponding PCI-EX8 bit fields are valid; other bits are unused and reserved.

Please note by default error reporting is enabled and setting global error control register will disable (mask) errors reporting from the local interface to global error status register. If the error reporting is disabled (masked) in this register, all errors from the corresponding local interface will not set any of the global error status bits.











#### **21.7.1.4 GSYSST: Global System Event Status Register**

This register indicates the error severity signaled by the IOH global error logic. Setting of an individual error status bit indicates that the corresponding error severity has been detected by the IOH.



#### **21.7.1.5 GSYSCTL: Global System Event Control Register**

The system event control register controls the reporting the errors indicated by the system event status register. When cleared, the error severity does not cause the generation of the system event. When set, detection of the error severity generates system event(s) according to system event map register (SYSMAP).







#### **21.7.1.6 GTIME: Global Error Timer Register**

Global Error Timer register is a free running 64-bit counter and will indicate the current value of the 64-bit counter. This counter is reset to 0 by PWRGOOD. Once out of PWRGOOD reset, the counter begins to run.



## **21.7.1.7 GFFERRST: Global Fatal FERR Status Register**





## **21.7.1.8 GFFERRTIME: Global Fatal FERR Time Stamp Register**



## **21.7.1.9 GFNERRST: Global Fatal NERR Status Register**



## **21.7.1.10 GNFERRST: Global Non-Fatal FERR Status Register**





## **21.7.1.11 GNFERRTIME: Global Non-Fatal FERR Time Stamp Register**



## **21.7.1.12 GNNERRST: Global Non-Fatal NERR Status Register**





# **21.8 IOH Local Error Registers**

#### **Table 21-15. IOH Local Error Map #1 (Dev 20, Function 2)**



## **Table 21-16. IOH Local Error Map #2 (Dev 20, Function 2)**




## **Table 21-17. IOH Local Error Map #2 (Dev 20, Function 2, Page 4 of 4)**



## **21.8.1 IOH Local Error Register**

## <span id="page-397-0"></span>**21.8.1.1 QPI[1:0]ERRST: Intel QPI Error Status Register**

This register indicates the error detected by the Intel QuickPath Interconnect local interface. See [Section 16.7, "IOH Error Handling Summary"](#page-230-0) for more details on error type. For details on usage of local error logginf, see [Section 16.4.3.1, "Local Error](#page-215-0)  [Registers" .](#page-215-0)





## **21.8.1.2 QPI[1:0]ERRCTL: Intel QuickPath Interconnect Error Control Register**

This register enable the error status bit setting for an Intel® QuickPath Interconnect detected error. Setting of the bit enables the setting of the corresponding error status bit in QPIERRST register. If the bit is cleared, the corresponding error status will not be set.





### **21.8.1.3 Intel QuickPath Interconnect Error Log Register**

This register logs the information associated with the reporting of Intel QuickPath Interconnect errors. There are two sets of error log registers of identical format: FERR logs the first occurrence of an error, and NERR logs the next occurrence of the error. An individual error is reported with the corresponding severity in this register. Software can program the error severity to one of the three severities supported by IOH. This register is sticky and can only be reset by PWRGOOD. Clearing of the QPI\*\*ERRST is done by clearing the corresponding QPIERRST bits.

#### **21.8.1.4 QPI[1:0]FFERRST: Intel QuickPath Interconnect Fatal FERR Status Register**

The error status log indicates which error is causing the report of the first fatal error event.



#### **21.8.1.5 QPI[1:0]FNERRST: Intel QuickPath Interconnect Fatal NERR Status Registers**

The error status log indicates which error is causing the report of the next fatal error events.







#### **21.8.1.6 QPI[1:0]NFERRST: Intel QuickPath Interconnect Non-Fatal FERR Status Registers**

The error status log indicates which error is causing the report of the first non-fatal error event.





#### **21.8.1.7 QPI[1:0]NNERRST: Intel QuickPath Interconnect Non-Fatal NERR Status Registers**

The error status log indicates which error is causing the report of the next non-fatal error event.



#### **21.8.1.8 QPI[1:0]ERRCNTSEL: Intel QuickPath Interconnect Error Counter Selection Register**

Selects which errors to include in QPIERRCNT.





#### **21.8.1.9 QPI[1:0]ERRCNT: Intel QuickPath Interconnect Error Counter Register**



#### **21.8.1.10 QPIP[1:0]ERRST: Intel QuickPath Interconnect Protocol Error Status Register**

This register indicates the error detected by the Intel QuickPath Interconnect protocol layer. See [Section 16.7](#page-230-0) for more details on each error type.







#### **21.8.1.11 QPIP[1:0]ERRCTL: Intel QuickPath Interconnect Protocol Error Control Register**

This register enable the error status bit setting for an Intel QuickPath Interconnect detected error. Setting of the bit enables the setting of the corresponding error status bit in QPIPERRST register. If the bit is cleared, the corresponding error status will not be set.







## **21.8.1.12 Intel QuickPath Interconnect Protocol Error Log Register**

This register logs the information associated with the reporting of Intel QuickPath Interconnect protocol layer errors. There are two sets of error log registers of identical format: FERR logs the first occurrence of an error, and NERR logs the next occurrence of the error. An individual error is reported with the corresponding severity in this register. Software can program the error severity to one of the three severities supported by IOH. This register is sticky and can only be reset by PWRGOOD. Clearing of the QPIP\*\*ERRST is done by clearing the corresponding QPIPERRST bits.

#### **21.8.1.13 QPIP[1:0]FFERRST: Intel QuickPath Interconnect Protocol Fatal FERR Status Register**







#### **21.8.1.14 QPIP[1:0]FNERRST: Intel QuickPath Interconnect Protocol Fatal NERR Status Registers**





#### **21.8.1.15 QPIP[1:0]FFERRHD: Intel QuickPath Interconnect Protocol Fatal FERR Header Log Register**



#### **21.8.1.16 QPIP[1:0]NFERRST: Intel QuickPath Interconnect Protocol Non-Fatal FERR Status**





#### **21.8.1.17 QPIP[1:0]NNERRST: Intel QuickPath Interconnect Protocol Non-Fatal NERR Status**



#### **21.8.1.18 QPIP[1:0]NFERRHD: Intel QuickPath Interconnect Protocol Non-Fatal FERR Header Log Register**





#### **21.8.1.19 QPIP[1:0]ERRCNTSEL: Intel QuickPath Interconnect Protocol Error Counter Selection Register**



#### **21.8.1.20 QPIP[1:0]ERRCNT: Intel QuickPath Interconnect Protocol Error Counter Register**



## **21.8.2 IOHERRST: IOH Core Error Status Register**

This register indicates the IOH internal core errors detected by the IOH error logic. An individual error status bit that is set indicates that a particular error occurred; software may clear an error status by writing a 1 to the respective bit. This register is sticky and can only be reset by PWRGOOD. Clearing of the IOH\*\*ERRST is done by clearing the corresponding IOHERRST bits.





#### **21.8.2.1 IOHERRCTL: IOH Core Error Control Register**

This register enables the error status bit setting for IOH internal core errors detected by the IOH. Setting of the bit enables the setting of the corresponding error status bit in IOHERRST register. If the bit is cleared, the corresponding error status will not be set.

This register is sticky and can only be reset by PWRGOOD.



### **21.8.2.2 IOHFFERRST: IOH Core Fatal FERR Status Register**

The error status log indicates which error is causing the report of **first fatal error** event.





## **21.8.2.3 IOHFFERRHD: IOH Core Fatal FERR Header Register**



#### **21.8.2.4 IOHFNERRST: IOH Core Fatal NERR Status Register**

The error status log indicates which error is causing the report of the **next error event**.

*Note:* If the same error occurs before the FERR status register bit is cleared, it is logged again in the NERR status register.





## **21.8.2.5 IOHNFERRST: IOH Core Non-Fatal FERR Status Register**

The error status log indicates which error is causing the report of the **first error event**.



## **21.8.2.6 IOHNFERRHD[0:3]: Local Non-Fatal FERR Header Register**





#### **21.8.2.7 IOHNNERRST: IOH Core Non-Fatal NERR Status Register**

The error status log indicates which error is causing the report of the **next error event**.

*Note:* If the same error occurs before the FERR status register bit is cleared, it is logged again in the NERR status register.



### **21.8.2.8 IOHERRCNTSEL: IOH Error Counter Selection Register**



#### **21.8.2.9 IOHERRCNT: IOH Core Error Counter Register**







## **21.8.3 THRERRST: Thermal Error Status**

This register indicates the thermal errors detected by the IOH error logic. An individual error status bit that is set indicates that a particular error occurred; software may clear an error status by writing a 1 to the respective bit. This register is sticky and can only be reset by PWRGOOD. Clearing of the THR\*\*ERRST is done by clearing the corresponding THRERRST bits.





#### **21.8.3.1 THRERRCTL: Thermal Error Control**

This register controls the reporting of thermal errors detected by the IOH error logic. An individual error control bit that is set allows reporting of that particular error; software may set or clear the respective bit. This register is sticky and can only be reset by PWRGOOD.



### **21.8.3.2 THRNFERRST: Thermal Non-Fatal FERR Status**





## **21.8.3.3 THRNNERRST: Thermal Non-Fatal NERR Status**



### **21.8.3.4 THRERRCNTSEL: Thermal Error Counter Selection**





#### **21.8.3.5 THRERRCNT: Thermal Error Counter**



## **21.8.4 MIERRST: Miscellaneous Error Status**

This register indicates the miscellaneous errors detected by the IOH error logic. An individual error status bit that is set indicates that a particular error occurred; software may clear an error status by writing a 1 to the respective bit. This register is sticky and can only be reset by PWRGOOD. Clearing of the MI<sup>\*\*</sup>ERRST is done by clearing the corresponding MIERRST bits. For details on usage of local error logging.





### **21.8.4.1 MIERRCTL: Miscellaneous Error Control**

This register controls the reporting of miscellaneous errors detected by the IOH error logic. Setting of the bit enables the setting of the corresponding error status bit in MIERRST register. If the bit is cleared, the corresponding error status will not be set. This register is sticky and can only be reset by PWRGOOD.



#### **21.8.4.2 MIFFERRST: Miscellaneous Fatal FERR Status**

The error status log indicates which error is causing the report of the **first error event**.

*Note:* If two non-fatal errors occur in the same cycle, both errors will be logged.

#### **21.8.4.3 MIFFERRHD: Miscellaneous Fatal FERR Header**



#### **21.8.4.4 MIFNERRST: Miscellaneous Fatal NERR Status**

The error status log indicates which error is causing the report of the **next error event**.

- *Note:* If the same error occurs before the FERR status register bit is cleared, it is logged again in the NERR status register.
- *Note:* Only second error gets logged into MIFNERRST (subsequent error does not get logged into MIFNERRST.

#### **21.8.4.5 MINFERRST: Miscellaneous Non-Fatal FERR Status**

The error status log indicates which error is causing the report of the **first error event**.



*Note:* If two non-fatal errors occur in the same cycle, both errors will be logged.



#### **21.8.4.6 MINFERRHD: Miscellaneous Local Non-Fatal FERR Header**



#### **21.8.4.7 MINNERRST: Miscellaneous Non-Fatal NERR Status**

The error status log indicates which error is causing the report of the **next error event**.

- *Note:* If the same error occurs before the FERR status register bit is cleared, it is logged again in the NERR status register.
- *Note:* Only second error gets logged into MIFNERRST (subsequent error does not get logged into MIFNERRST.





## **21.8.4.8 MIERRCNTSEL: Miscellaneous Error Counter Selection**



## **21.8.4.9 MIERRCNT: Miscellaneous Error Counter**





## **21.8.5 QPI[1:0]FERRFLIT0: Intel QuickPath Interconnect FERR FLIT log Register 0**

See [Section 21.8.1.1](#page-397-0) to find out which errors caused the FLIT logging.



#### **21.8.5.1 QPI[1:0]FERRFLIT1: Intel QuickPath Interconnect FERR FLIT log Register 1**

See [Section 21.8.1.1](#page-397-0) to find out which errors caused the FLIT logging.



#### **21.8.5.2 QPIP[1:0]FERRLFLIT0: Intel QuickPath Interconnect Protocol FERR Logical FLIT log Register 0**

This register is used to log when Intel QPI Protocol Layer Detects unsupported/ undefined packet errors.





#### **21.8.5.3 QPIP[1:0]FERRLFLIT1: Intel QuickPath Interconnect Protocol FERR Logical FLIT log Register 1**

This register is used to log when Intel QPI Protocol Layer Detects unsupported/ undefined packet errors.



#### **21.8.5.4 QPIP[1:0]FERRLFLIT2: Intel QuickPath Interconnect Protocol FERR Logical FLIT log Register 2**

This register is used to log when Intel QuickPath Interconnect Protocol Layer Detects unsupported/undefined packet errors.





## **21.9 On-Die Throttling Register Map and Coarse-Grained Clock Gating**



#### **Table 21-18. Device 20, Function 3: On-Die Throttling and Coarse-Grained Clock Gating**



## **21.9.1 On-Die Throttling Registers**

## **21.9.1.1 TSTHRCATA: On-Die Thermal Sensor Catastrophic Threshold Register**



## **21.9.1.2 TSVAL: On-Die Thermal Sensor Output Value Register**



#### **21.9.1.3 TSCTRL: On-Die Thermal Sensor Control Register**







## **21.9.1.4 TSTHRLO: On-Die Thermal Sensor Low Threshold Register**



## **21.9.1.5 TSTHRHI: On-Die Thermal Sensor High Threshold Register**





## **21.9.1.6 CTHINT: On-Die Throttling Hint Register**



## **21.9.1.7 TSFSC: On-Die Thermal Sensor Fan-Speed-Control Register**

This register provides the ability to read a relative thermal sensor indication.



## **21.9.1.8 CTSTS: On-Die Throttling Status Register**





#### **21.9.1.9 TSTHRRQPI: Intel QuickPath Interconnect Throttling Threshold Ratio Register**

This register provides the ability to vary the amount/ratio of port throttling for the Intel QuickPath Interconnect.



## **21.9.1.10 CTCTRL: On-Die Throttling Control Register**





## **21.9.1.11 TSTIMER: On-Die Thermal Sensor Timer Control**



#### **21.9.1.12 TSTHRNOBMC: On-Die Thermal Sensor Throttling Threshold Register for NOBMC Mode**



## **21.10 Intel QuickPath Interconnect Register Map**

Registers assigned to the Link or Physical layers of Intel QuickPath Interconnect need an independent register set per Intel QuickPath Interconnect port. This requires that each register belonging to physical or link be duplicated for each port. QPI[0]RegName is assigned to Intel QuickPath Interconnect port 0 and QPI[1]RegName is assigned to Intel QuickPath Interconnect port 1.

All registers for the routing and protocol layers are defined as a single register, no duplication.

Many control registers that have restrictions on when the register can be modified. If there is a restriction it will be mentioned in the register description, and generally applies to the entire register. The two possibilities for restrictions are: at boot time only, or during quiescence. At boot time only refers to the time immediately following Reset deassertion before any non-configuration requests are flowing within the IOH. During quiescence is a state where only configuration accesses are flowing in the Intel QuickPath Interconnect network, this is generally used for hot-plug type operations.



## **21.11 Intel QuickPath Interconnect Link Layer Registers**

The Link layer registers are defined per Intel QuickPath Interconnect port. There is a special attribute on some link layer registers to handle the Link layer specific reset. The Link layer only hard and soft reset. 'K' attribute indicates that the register is reset on a Link layer hard reset. 'KK' indicates that the register is reset on any Link layer reset (hard or soft).





*Notes:*

1. CAPPTR points to the first capability block



# **21.11.1 Intel QuickPath Interconnect Link Layer Register Tables**

### **21.11.1.1 QPI[1:0]AGTIDEN: Intel QuickPath Interconnect Agent ID Enable Register**



#### **21.11.1.2 QPI[1:0]LCP: Intel QuickPath Interconnect Link Capability**



Register per Intel QuickPath Interconnect port.





## **21.11.1.3 QPI[1:0]LCL: Intel QuickPath Interconnect Link Control**

Register per Intel QuickPath Interconnect port. This register is used for control of Link layer.








## **21.11.1.4 QPI[1:0]LS: Intel QuickPath Interconnect Link Status**

Register per Intel QuickPath Interconnect port. This register for holding link status and peer agent info.











### **21.11.1.5 QPI[1:0]LP0: Intel QuickPath Interconnect Link Parameter0**

Register per Intel QuickPath Interconnect port. Parameter is exchanged as part of link initialization.



### **21.11.1.6 QPI[1:0]LP1: Intel QuickPath Interconnect Link Parameter1**

Register per Intel QuickPath Interconnect port. Parameter is exchanged as part of link initialization.





## **21.11.1.7 QPI[1:0]LP2: Intel QuickPath Interconnect Link Parameter2**

Register per Intel QuickPath Interconnect port. Parameter is exchanged as part of link initialization.



### **21.11.1.8 QPI[1:0]LP3: Intel QuickPath Interconnect Link Parameter3**

Register per Intel QuickPath Interconnect port. Parameter is exchanged as part of link initialization.



#### **21.11.1.9 QPI[1:0]LPOC0: Intel QuickPath Interconnect Link POC0**

Register per Intel QuickPath Interconnect port. POC that was recieved as part of link initialization.



#### **21.11.1.10 QPI[1:0]LPOC1: Intel QuickPath Interconnect Link POC1**

Register per Intel QuickPath Interconnect port. POC that was recieved as part of link initialization.



### **21.11.1.11 QPI[1:0]LPOC2: Intel QuickPath Interconnect Link POC2**

Register per Intel QuickPath Interconnect port. POC that was recieved as part of link initialization.





#### **21.11.1.12 QPI[1:0]LPOC3: Intel QuickPath Interconnect Link POC3**

Register per Intel QuickPath Interconnect port. POC that was recieved as part of link initialization.



#### **21.11.1.13 QPI[1:0]LCL\_LATE: Intel QuickPath Interconnect Link Control Late Action**

This register is a mirrored copy of the ["QPI\[1:0\]LCL: Intel QuickPath Interconnect Link](#page-430-0)  [Control"](#page-430-0) that have the 'D' attribute. The value is captured at Link Layer initialization. These are the late action values that are currently active in the Link Layer.







### <span id="page-437-0"></span>**21.11.1.14 QPI[1:0]LCRDC: Intel QuickPath Interconnect Link Credit Control**

Registers controls what credits are defined for each message class on VN0 and VNA. These credits are made visible on the Intel QuickPath Interconnect during the initialize phase of in the link layer. The values programmed here must exist within the size limits defined. Incorrect programming can result in overflow of the receive queue. When returning credits on the Intel QuickPath Interconnect this register is used in conjunction with the Intel QuickPath Interconnect standard register ["QPI\[1:0\]LCL: Intel QuickPath](#page-430-0)  [Interconnect Link Control"](#page-430-0) to determine how many credits are returned. In other words, the values specified in QPI[1:0]LCRDC act as the "Max" in the field descriptions for QPILCL[11:10] and QPILCL[9:8].

This value is captured and used by the Link Layer when exiting the parameter exchange. This state is referred to as "Begin Normal Operation".







#### <span id="page-438-0"></span>**21.11.1.15 QPI[1:0]LCRDC\_LATE: Intel QuickPath Interconnect Link Credit Control Late Action**

This is a RO copy of the ["QPI\[1:0\]LCRDC\\_LATE: Intel QuickPath Interconnect Link](#page-438-0)  [Credit Control Late Action"](#page-438-0) register. It is needed to hold the currently active value which is loaded on Link Layer Initialization.







# **21.11.2 Intel QuickPath Interconnect Routing and Protocol Layer Registers**

All Routing layer registers are used to define the routing table functionality. The routing table is used to route packets going out to the Intel QuickPath Interconnect to the correct Intel QuickPath Interconnect port. This is done based on NodeID when the table is enabled. When not enabled completions are routed to the port which their request was received, IB requests will result in an routing layer error.

#### **Table 21-20. CSR Intel QPI Routing Layer, Protocol (Dev 16, Function 1) (Sheet 1 of 2)**





#### **Table 21-20. CSR Intel QPI Routing Layer, Protocol (Dev 16, Function 1) (Sheet 2 of 2)**



*Notes:*

1. CAPPTR points to the first capability block

### **21.11.2.1 QPIRTCTRL: Intel QuickPath Interconnect Routing Table Control**

This register is the control for the routing table.



### **21.11.2.2 QPIRTBL: Intel QuickPath Interconnect Routing Table**

This table is used for fixed routing of Intel QuickPath Interconnect packets.





### **21.11.2.3 QPIPCTRL: Intel QuickPath Interconnect Protocol Control**

Register can only be modified under system quiescence.

*Note:* In order for the QPIPCTRL.[44] to work for protecting remote peer to peer accesses to the BAR regions, two additional registers need to be programmed. These are the QPIPQBCPU and QPIPQBIOH. These registers should be programmed to reflect all the node IDs of the CPUs and IOHs in the system in order that the logic correctly distinguish a CPU access from a remote peer to peer access.



















#### **21.11.2.4 QPIPSTS: Intel QuickPath Interconnect Protocol Status**

*Note:* This register gives status for DRS TX and NDR TX explicitly while gross status for NCB/ NCS/SNP TX and HOM TX can be inferred from Bit 2 "ORB Not Empty". If ORB is empty then the IOH does not have pending NCS/NCB/SNP in TX.



#### **21.11.2.5 QPIPSB: Intel QuickPath Interconnect Protocol Snoop Broadcast**

Used in Broadcast of snoops for coherent traffic to main memory.

Register can only be modified under system quiescence.





### **21.11.2.6 QPIPRTO: Intel QuickPath Interconnect Protocol Request Time-Out**

The register defines the Intel QPI protocol layer timeout values for each timeout level. The values are proportional to the QPI operational frequency. Register can only be modified under system quiescence.





#### **21.11.2.7 QPIPPOWCTRL: Intel QuickPath Interconnect Protocol Power Control**

Register is used to control the PMReq response type. IOH will give only a static response to all PMReq message that can be modified with this register's settings.

Register can only be modified under system quiescence.



### **21.11.2.8 QPIPINT: Intel QuickPath Interconnect Protocol Interleave Mask**

Controls the system interleave determination used by the source address decoder for memory. This is a system wide parameter for interleave of DRAM. It is used to select from the target list, but exactly how it is used depends on the interleave mode of the SAD entry. Its primary usage model is to interleave between two DRAM home agents within an socket in a MP processor. The function that is expected to be used in the MP processors is parity of PA[19,13,10,6].





#### <span id="page-449-1"></span>**21.11.2.9 QPIPMADCTRL: Intel QuickPath Interconnect Protocol Memory Address Decoder Control**

Controls reads and writes to the Memory Address Decoder. Given the nature of this register software must ensure that only a single producer is modifying this register.



#### <span id="page-449-0"></span>**21.11.2.10 QPIPMADDATA: Intel QuickPath Interconnect Protocol Memory Address Decode Data**

Defines Source Address Decode for memory space. There are 16 decoder entries exist but which one is being accessed depends on the setting in ["QPIPMADCTRL: Intel](#page-449-1)  [QuickPath Interconnect Protocol Memory Address Decoder Control".](#page-449-1) Both reads and write to this register use the offset defined in that register. This means that software must ensure that only a single producer can be modifying these registers.







#### **21.11.2.11 QPIPAPICSAD: Intel QuickPath Interconnect Protocol APIC Source Address Decode**

Defines SAD address decode function for inbound interrupts that are not broadcast.







### **21.11.2.12 QPIPDCASAD: Intel QuickPath Interconnect Protocol DCA Source Address Decode**

Sets mode for NodeID generation for the DCA hint. The NodeID is generated based on the PCI Express tag, this register includes the modes for how this NodeID is generated.







## **21.11.2.13 QPIPVGASAD: QPI Protocol VGA Source Address Decode**

Fixed address range (0A0000h-0BFFFFh). Same NodeID used for Legacy I/O requests to the fixed address range (3B0h-3BBh, 3C0h-3DFh).





#### **21.11.2.14 QPIPLIOSAD: Intel QuickPath Interconnect Protocol Legacy I/O Source Address Decode**

Divided into equal 8 equal 4K or 8K chunks interleaved. This space may contain holes.





#### **21.11.2.15 QPIPBUSSAD: Intel QPI Protocol Bus# Source Address Decode**

Used for decode that is based on the PCI Express Bus Number. This space is interleaved across the possible 256 buses.



#### **21.11.2.16 QPIPSUBSAD: Intel QuickPath Interconnect Protocol Subtractive Source Address Decode**

Subtractive Decode NodeID. If current IOH is Legacy this should not be used.





# **21.11.2.17 QPI[1:0]PORB: QPI[1:0] Protocol Outgoing Request Buffer**

The Request outstanding list has a number of configuration requirements for tag allocation. This register is separated for Port 0, 1. Each port can be programmed independently.





#### **21.11.2.18 QPIPQC: Intel QuickPath Interconnect Protocol Quiescence Control**

Used for initiating Quiescence and De-Quiescence of the system. See [Section 4.7,](#page-76-0)  ["Lock Arbiter"](#page-76-0) for more information.

*Note:* The start of the quiesce operation is signaled by setting of bit 0 of this register, whether or not the stop request needs to be sent to the CPU.





## **21.11.2.19 QPIPLKMC: Intel QuickPath Interconnect Protocol Lock Master Control**

Control for Lock Master.

Register modified only under system quiescence.



#### **21.11.2.20 QPIPNCB: Intel QuickPath Interconnect Protocol Non-coherent Broadcast**

List should contain all valid CPU caching agents. This broadcast list is used for some interrupts, Inbound VLW, and Power Management broadcasts on Intel QuickPath Interconnect.





### **21.11.2.21 QPIPLKMS: Intel QuickPath Interconnect Protocol Lock Master Status**



This register contains status of the lock arbiter.



### **21.11.2.22 QPIPQBCPU: Intel QuickPath Interconnect Protocol Quiesce Broadcast CPU**

Controls what processors receive StopReq\*/StartReq\* messages from the lock arbiter.



#### **21.11.2.23 QPIPQBIOH: Intel QuickPath Interconnect Protocol Quiesce Broadcast CPU**

Controls which IOH's receive StopReq\*/StartReq\* messages from the lock arbiter. Register can only be modified under system quiescence. In a multi-IOH configuration, the QPIPQBIOH register is also used to determine if an outbound access received by the Intel QPI protocol layer originated in a CPU or a remote IOH. This determination is to support dropping of remote-p2p accesses in the system if necessary. This register must be programmed to indicate node IDs of all IOHs populated in the system.





### **21.11.2.24 QPIPSMIC: Intel® QuickPath Interconnect Protocol SMI Control**



## **21.11.2.25 QPIPNMIC: Intel® QuickPath Interconnect Protocol NMI Control**





## **21.11.2.26 QPIPMCAC: Intel QuickPath Interconnect Protocol MCA Control**



## **21.11.2.27 QPIPINITC: Intel® QuickPath Interconnect Protocol INIT Control**





## **21.11.2.28 QPIPINTRC: Intel QuickPath Interconnect Protocol Interrupt Control**











### **21.11.2.29 QPIPINTRS: Intel QuickPath Interconnect Protocol Interrupt Status**

This register is to be polled by bios to determine if internal pending system interrupts are drained out of IOH. General usage model is for software to quiesce the source (for example, IOH global error logic) of a system event like SMI, then poll this register till this register indicates that the event is not pending inside IOH. One additional read is required from software, after the register first reads 0 for the associated event.





# **21.11.3 Intel QuickPath Interconnect Physical Layer Registers**

The Physical layer has an internal reset, hard and soft, that result in special register requirements unique to the physical layer. There are two attributes, 'P' and 'PP', which indicate the register is affect by a physical layer reset. 'P' indicates the register is reset on a hard physical layer reset. 'PP' indicates the register is reset on any physical layer reset (hard or soft).

The following state encoding are used in [Table 21-11](#page-369-0) are used in a number of register encoding below.

# **Bits Bits** State Name 0 0000 Reset.Soft & Reset.Default 0 0001 Reset.Calibrate 0 0010 Detect.ClkTerm 0 0011 Detect.FwdClk 0 0100 Detect.DCPattern 0 0101 Polling.BitLock 0 0110 Polling.LaneDeskew 0 0111 Polling.Param 0 1000 Config.LinkWidth 0 1001 Config.FlitLock 0 1010 Reserved 0 1100 Reserved 0 1101 Reserved 0 1110 LOR (Periodic Retraining in process) 0 1111 LO 1 0010 Loopback.Marker Master 1 0011 | Loopback.Marker Slave 1 0000 Loopback.Pattern Master 1 0001 Loopback.Pattern Slave 1 1111 Compliance Others Reserved.

#### **Table 21-21. QPIPH-Intel QuickPath Interconnect Tracking State Table**



#### **21.11.3.1 QPI[1:0]PH\_CPR: Intel QuickPath Interconnect Physical Layer Capability Register**





### **21.11.3.2 QPI[1:0]PH\_CTR: Intel QuickPath Interconnect Physical Layer Control Register**




# **21.11.3.3 QPI[1:0]PH\_TDS: Intel QPI Tx Data Lane Ready Status Register**



# **21.11.3.4 QPI[1:0]PH\_RDS: Intel QPI Rx Data Lane Ready Status Register**





### **21.11.3.5 QPI[1:0]PH\_PIS: Intel QuickPath Interconnect Physical Layer Initialization Status**



# <span id="page-469-0"></span>**Table 21-22. QPIPH-Intel QuickPath Interconnect Tracking State Table (Sheet 1 of 2)**





# **Table 21-22. QPIPH-Intel QuickPath Interconnect Tracking State Table (Sheet 2 of 2)**



#### **21.11.3.6 QPI[1:0]PH\_PTV: Intel QuickPath Interconnect Physical Primary Time-Out Value**





## **21.11.3.7 QPI[1:0]PH\_PRT: Intel QuickPath Interconnect Physical Periodic Retraining**



# **21.11.3.8 QPI[1:0]EP\_SR: Electrical Parameter Select Register**





# **21.11.3.9 QPI[1:0]MCTR: Electrical Parameter Miscellaneous Control Register**

This register is defined for use by Electrical Parameter ID requiring additional control bits for operation.



### **21.11.3.10 MAX\_FC0:**





# **21.12 PCI Express, ESI Configuration Space Registers**

This section covers the configuration space registers for PCI Express and ESI. See [Section 21.10](#page-427-0) for Intel QuickPath Interconnect configuration registers.

The next PCIe sections will cover register definitions for devices 0-10 and this description will be divided into three parts. One part that describes the standard PCI header space from 0x0 to 0x3F. The second part describes the device specific region from 0x40 to 0xFF. The third part describes the PCI Express enhanced configuration region.

Notes on register descriptions below:

- Note that in the following sections, PCI Express has been generically used to indicate either a standard PCI Express port or an ESI port and any exceptions to this are called out where applicable.
- When N/A is used in any of the "Device" number rows that indicates the register does not apply to the indicated devices and the register descriptor in the reminder of the table hence will not apply to those devices. There could be other registers defined at the same offset for these device numbers or the offset could be reserved.

# **21.12.1 Other Register Notes**

Note that in general, all register bits in the standard PCI header space (offset 0-3F) or in any OS-visible capability registers, which control the address decode like MSE, IOSE, VGAEN or otherwise control transaction forwarding must be treated as dynamic bits in the sense that these register bits could be changed by the OS when there is traffic flowing through the IOH. Note that the address register themselves can be treated as static in the sense that they will not be changed without the decode control bits being clear. Registers outside of this standard space will be noted as dynamic when appropriate.





#### <span id="page-474-0"></span>**Figure 21-1. PCI Express Root Port (Devices 1-10), ESI Port (Device 0) Type1 Configuration Space**

[Figure 21-1](#page-474-0) illustrates how each PCI Express port's configuration space appears to software. Each PCI Express configuration space has three regions:

- **Standard PCI Header** This region is the standard PCI-to-PCI bridge header providing legacy OS compatibility and resource management.
- **PCI Device Dependent Region** This region is also part of standard PCI configuration space and contains the PCI capability structures and other port specific registers. For the IOH, the supported capabilities are:
	- SVID/SDID Capability
	- Message Signalled Interrupts
	- Power Management
	- PCI Express Capability
- **PCI Express Extended Configuration Space** This space is an enhancement beyond standard PCI and only accessible with PCI Express aware software. The IOH supports the Advanced Error Reporting Capability in this configuration space.



Not all the capabilities listed above for a PCI Express port are required for a ESI port. Through the rest of the chapter, as each register elaborated upon, it will be mentioned which registers are applicable to the PCI Express port and which are applicable to the ESI port.

### **Table 21-23. IOH Device 0 (ESI mode) Configuration Map**







# **Table 21-24. IOH Device 0 (ESI mode) Extended Configuration Map**

*Note:* 1: Applicable only to devices #1, 3, 7.





# **Table 21-25. IOH Devices 0(ESI Mode) Configuration Map**





#### **Table 21-26. IOH Devices 0(PCIe Mode)-10 Legacy Configuration Map (PCI Express Registers)**





#### **Table 21-27. IOH Devices 0(PCIe Mode)-10 Extended Configuration Map (PCI Express Registers) Page#0**





#### **Table 21-28. IOH Devices 0-10 Extended Configuration Map (PCI Express Registers) Page#1**



# **21.12.2 Standard PCI Configuration Space (0x0 to 0x3F) - Type 0/1 Common Configuration Space**

This section covers registers in the 0x0 to 0x3F region that are common to all the devices 0 through 11. Comments at the top of the table indicate what devices/functions the description applies to. Exceptions that apply to specific functions are noted in the individual bit descriptions.

# **21.12.2.1 VID: Vendor Identification Register**



## **21.12.2.2 DID: Device Identification Register**



## **21.12.2.3 DID: Device Identification Register**





# **21.12.2.4 PCICMD: PCI Command Register (Dev #0 ESI mode)**

This register defines the PCI 3.0 compatible command register values applicable to PCI Express space.







# **21.12.2.5 PCICMD: PCI Command Register (Dev #0 PCIe mode and Dev #1-10)**

This register defines the PCI 3.0 compatible command register values applicable to PCI Express space.







# <span id="page-484-0"></span>**21.12.2.6 PCISTS: PCI Status Register**

The PCI Status register is a 16-bit status register which reports the occurrence of various events associated with the primary side of the "virtual" PCI-PCI bridge embedded in PCI Express ports and also primary side of the other devices on the internal IOH bus.









# **21.12.2.7 RID: Revision Identification Register**

This register contains the revision number of the IOH. The revision number steps the same across all devices and functions, that is, individual devices do not step their RID independently. Note that the revision id for the JTAG IDCODE register also steps with this register.

The IOH supports the CRID feature where in this register's value can be changed by BIOS.



### **21.12.2.8 CCR: Class Code Register**

This register contains the Class Code for the device.





### **21.12.2.9 CLSR: Cache Line Size Register**



## **21.12.2.10 PLAT: Primary Latency Timer**



This register denotes the maximum timeslice for a burst transaction in legacy PCI 2.3 on the primary interface. It does not affect/influence PCI Express functionality.

### **21.12.2.11 HDR: Header Type Register (Dev#0, ESI Mode)**

This register identifies the header layout of the configuration space.





## **21.12.2.12 HDR: Header Type Register (Dev#0, PCIe Mode and Dev#1-10)**

This register identifies the header layout of the configuration space.



## **21.12.2.13 BIST: Built-In Self Test**



This register is used for reporting control and status information of BIST checks within a PCI Express port.

### **21.12.2.14 SVID: Subsystem Vendor ID (Dev#0, ESI Mode)**

This register identifies the manufacturer of the system. This 16-bit register combined with the Device Identification Register uniquely identifies any PCI device.





### **21.12.2.15 SID: Subsystem Identity (Dev#0, ESI Mode)**

This register identifies the system.



## **21.12.2.16 CAP: Capability Pointer**

The CAPPTR is used to point to a linked list of additional capabilities implemented by the device. It provides the offset to the first set of capabilities registers located in the PCI compatible space from 40h.



#### **21.12.2.17 INTL: Interrupt Line Register**

The Interrupt Line register is used to communicate interrupt line routing information between initialization code and the device driver. This register is not used in newer OSes and is just kept as is.





### **21.12.2.18 INTPIN: Interrupt Pin Register**

The INTPIN register identifies legacy interrupts for INTA, INTB, INTC and INTD as determined by BIOS/firmware. These are emulated over the ESI port using the appropriate Assert\_Intx commands.



#### **21.12.2.19 TSWCTL0 : General Control Register**



This is a data manager control register.

# **21.12.3 Standard PCI Configuration Space (0x0 to 0x3F) - Type 1 - Only Common Configuration Space**

This section covers registers that are applicable only to PCI express/ESI ports.

#### **21.12.3.1 PBUS: Primary Bus Number Register**

This register identifies the bus number on the on the primary side of the PCI Express port.





#### **21.12.3.2 SECBUS: Secondary Bus Number**

This register identifies the bus number assigned to the secondary side (PCI Express) of the "virtual" PCI-PCI bridge. This number is programmed by the PCI configuration software to allow mapping of configuration cycles to devices connected to PCI Express.



### **21.12.3.3 SUBBUS: Subordinate Bus Number Register**

This register identifies the subordinate bus (if any) that resides at the level below the secondary bus of the PCI Express interface. This number is programmed by the PCI configuration software to allow mapping of configuration cycles to devices subordinate to the secondary PCI Express port.



#### **21.12.3.4 IOBAS: I/O Base Register**

The I/O Base and I/O Limit registers define an address range that is used by the PCI Express port to determine when to forward I/O transactions from one interface to the other using the following formula:

IO\_BASE <= A[15:12]<=IO\_LIMIT



The bottom of the defined I/O address range will be aligned to a 4KB (1KB if EN1K bit is set) boundary while the top of the region specified by IO\_LIMIT will be one less than a 4 KB (1KB if EN1K bit is set) multiple. Setting the I/O limit less than I/O base disables the I/O range altogether.



Note that in general the I/O base and limit registers won't be programmed by software without clearing the IOSE bit first.

## **21.12.3.5 IOLIM: I/O Limit Register**



### **21.12.3.6 SECSTS: Secondary Status Register**

Secondary Status register is a 16-bit status register that reports the occurrence of various events associated with the secondary side (that is, PCI Express/ESI side) of the "virtual" PCI-PCI bridge.







#### **21.12.3.7 MBAS: Memory Base**

The Memory Base and Memory Limit registers define a memory mapped I/O nonprefetchable address range (32-bit addresses) and the IOH directs accesses in this range to the PCI Express port based on the following formula:

MEMORY\_BASE <= A[31:20] <= MEMORY\_LIMIT

The upper 12 bits of both the Memory Base and Memory Limit registers are read/write and corresponds to the upper 12 address bits, A[31:20] of 32-bit addresses. Thus, the bottom of the defined memory address range will be aligned to a 1 MB boundary and the top of the defined memory address range will be one less than a 1 MB boundary. Refer to [Chapter 7](#page-114-0) for further details on decoding.





Setting the memory limit less than memory base disables the 32-bit memory range altogether.

*Note:* In general the memory base and limit registers won't be programmed by software without clearing the MSE bit first.

### **21.12.3.8 MLIM: Memory Limit**



### **21.12.3.9 PBAS: Prefetchable Memory Base Register**

The Prefetchable Memory Base and Memory Limit registers define a memory mapped I/ O prefetchable address range (64-bit addresses) which is used by the PCI Express bridge to determine when to forward memory transactions based on the following

Formula:

PREFETCH\_MEMORY\_BASE\_UPPER::PREFETCH\_MEMORY\_BASE <= A[63:20] <= PREFETCH\_MEMORY\_LIMIT\_UPPER::PREFETCH\_MEMORY\_LIMIT

The upper 12 bits of both the Prefetchable Memory Base and Memory Limit registers are read/write and corresponds to the upper 12 address bits, A[31:20] of 32-bit addresses. The bottom of the defined memory address range will be aligned to a 1 MB boundary and the top of the defined memory address range will be one less than a 1 MB boundary.



The bottom 4 bits of both the Prefetchable Memory Base and Prefetchable Memory Limit registers are read-only, contain the same value, and encode whether or not the bridge supports 64-bit addresses. If these four bits have the value 0h, then the bridge supports only 32 bit addresses. If these four bits have the value 01h, then the bridge supports 64-bit addresses and the Prefetchable Base Upper 32 Bits and Prefetchable Limit Upper 32 Bits registers hold the rest of the 64-bit prefetchable base and limit addresses respectively.



Setting the prefetchable memory limit less than prefetchable memory base disables the 64-bit prefetchable memory range altogether.

Note that in general the memory base and limit registers won't be programmed by software without clearing the MSE bit first.

### **21.12.3.10 PLIM: Prefetchable Memory Limit**



### **21.12.3.11 PBASU: Prefetchable Memory Base (Upper 32 Bits)**

The Prefetchable Base Upper 32 Bits and Prefetchable Limit Upper 32 Bits registers are extensions to the Prefetchable Memory Base and Prefetchable Memory Limit registers to support a 64-bit prefetchable memory address range.



## **21.12.3.12 PLIMU: Prefetchable Memory Limit (Upper 32 Bits)**





# **21.12.3.13 BCR: Bridge Control Register**

The Bridge Control register provides additional control for the secondary interface (that is, PCI Express) as well as some bits that affect the overall behavior of the "virtual" PCI-PCI bridge embedded within the IOH, for example, VGA compatible address range mapping.







# **21.12.4 Device-Specific PCI Configuration Space - 0x40 to 0xFF**

# **21.12.4.1 SCAPID: Subsystem Capability ID**



# **21.12.4.2 SNXTPTR: Subsystem ID Next Pointer**





# **21.12.4.3 SVID: Subsystem Vendor ID**



# **21.12.4.4 SID: Subsystem Identity (Dev#0, PCIe mode and Dev#1-10)**



## **21.12.4.5 MSICAPID: MSI Capability ID**



### **21.12.4.6 MSINXTPTR: MSI Next Pointer**





# **21.12.4.7 MSICTL: MSI Control Register**



# **21.12.4.8 MSIAR: MSI Address Register**

The MSI Address Register (MSIAR) contains the system specific address information to route MSI interrupts from the root ports and is breaks into their constituent fields where interrupts are located.







# **21.12.4.9 MSIDR: MSI Data Register**

The MSI Data Register contains all the data (interrupt vector) related to MSI interrupts from the root ports.





#### **Table 21-29.MSI Vector Handling and Processing by IOH**



*Notes:*

1. The term "xxxxxx" in the Interrupt vector denotes that software initializes them and IOH will not modify any of the "x" bits except the LSB as indicated in the table as a function of MMEN.

#### **21.12.4.10 MSIMSK: MSI Mask Bit Register**

The Mask Bit register enables software to disable message sending on a per-vector basis.



#### **21.12.4.11 MSIPENDING: MSI Pending Bit Register**

The Mask Pending register enables software to defer message sending on a per-vector basis.



#### **21.12.4.12 PXPCAPID: PCI Express Capability List Register**

The PCI Express Capability List register enumerates the PCI Express Capability structure in the PCI 3.0 configuration space.





### **21.12.4.13 PXPNXTPTR: PCI Express Next Capability List Register**

The PCI Express Capability List register enumerates the PCI Express Capability structure in the PCI 3.0 configuration space.



### **21.12.4.14 PXPCAP: PCI Express Capabilities Register**

The PCI Express Capabilities register identifies the PCI Express device type and associated capabilities.





## **21.12.4.15 DEVCAP: PCI Express Device Capabilities Register**

The PCI Express Device Capabilities register identifies device specific information for the device.



## **21.12.4.16 DEVCTRL: PCI Express Device Control Register**

The PCI Express Device Control register controls PCI Express specific capabilities parameters associated with the device.










#### **21.12.4.17 DEVSTS: PCI Express Device Status Register**

The PCI Express Device Status register provides information about PCI Express device specific parameters associated with the device.







### **21.12.4.18 LNKCAP: PCI Express Link Capabilities Register**

The Link Capabilities register identifies the PCI Express specific link capabilities.







*Notes:*

1. There are restrictions with routing x2 lanes from IOH to a slot. See [Chapter 5](#page-86-0) for details.

#### **21.12.4.19 LNKCON: PCI Express Link Control Register**

The PCI Express Link Control register controls the PCI Express Link specific parameters.







# **21.12.4.20 LNKSTS: PCI Express Link Status Register**

The PCI Express Link Status register provides information on the status of the PCI Express Link such as negotiated width, training, and so on.









### **21.12.4.21 SLTCAP: PCI Express Slot Capabilities Register**

The Slot Capabilities register identifies the PCI Express specific slot capabilities. These registers must be ignored by software on the ESI links.









### **21.12.4.22 SLTCON: PCI Express Slot Control Register**

The Slot Control register identifies the PCI Express specific slot control parameters for operations such as Hot-plug and Power Management.











*Notes:*

1. More information on Virtual pins can be found in [Section 16.8.2](#page-244-0).

#### **21.12.4.23 SLTSTS: PCI Express Slot Status Register (Dev #0 ESI mode)**

The PCI Express Slot Status register defines important status information for operations such as Hot-plug and Power Management.

*Note:* Hot Plug is not supported on the ESI port so all bits are read only and default to zero.







#### **21.12.4.24 SLTSTS: PCI Express Slot Status Register (Dev #0 PCIe mode and Dev #1-10)**

The PCI Express Slot Status register defines important status information for operations such as Hot-plug and Power Management.









### <span id="page-517-0"></span>**21.12.4.25 ROOTCON: PCI Express Root Control Register**

The PCI Express Root Control register specifies parameters specific to the root complex port.







# **21.12.4.26 ROOTCAP: PCI Express Root Capabilities Register**

The PCI Express Root Status register specifies parameters specific to the root complex port.



#### **21.12.4.27 ROOTSTS: PCI Express Root Status Register**

The PCI Express Root Status register specifies parameters specific to the root complex port.







# **21.12.4.28 DEVCAP2: PCI Express Device Capabilities Register 2**





### **21.12.4.29 DEVCTRL2: PCI Express Device Control Register 2**



# **21.12.4.30 LNKCON2: PCI Express Link Control Register 2**







### **21.12.4.31 PMCAP: Power Management Capabilities Register**

The PM Capabilities Register defines the capability ID, next pointer and other power management related support. The following PM registers /capabilities are added for software compliance.







#### **21.12.4.32 PMCSR: Power Management Control and Status Register**

This register provides status and control information for PM events in the PCI Express port of the IOH.









# **21.12.5 PCI Express Enhanced Configuration Space**

### **21.12.5.1 ERRCAPHDR: PCI Express Enhanced Capability Header**

This register identifies the capability structure and points to the next structure.



#### **21.12.5.2 UNCERRSTS: Uncorrectable Error Status**

This register identifies uncorrectable errors detected for PCI Express/ESI port.





### **21.12.5.3 UNCERRMSK: Uncorrectable Error Mask**

This register masks uncorrectable errors from being signaled.



### **21.12.5.4 UNCERRSEV: Uncorrectable Error Severity**

This register indicates the severity of the uncorrectable errors.







#### **21.12.5.5 CORERRSTS: Correctable Error Status**

This register identifies the status of the correctable errors that have been detected by the Express port.



#### **21.12.5.6 CORERRMSK: Correctable Error Mask**

This register masks correctable errors from being not signalled.







# **21.12.5.7 ERRCAP: Advanced Error Capabilities and Control Register**



#### **21.12.5.8 HDRLOG: Header Log**

This register contains the header log when the first error occurs. Headers of the subsequent errors are not logged.





#### **21.12.5.9 RPERRCMD: Root Port Error Command Register**

This register controls behavior upon detection of errors. Refer to [Section 16.6.3.5, "PCI](#page-229-0)  [Express Error Reporting Specifics"](#page-229-0) for details of MSI generation for PCIe error events.



#### **21.12.5.10 RPERRSTS: Root Error Status Register**

The Root Error Status register reports status of error Messages (ERR\_COR), ERR\_NONFATAL, and ERR\_FATAL) received by the Root Complex in IOH, and errors detected by the Root Port itself (which are treated conceptually as if the Root Port had sent an error Message to itself). The ERR\_NONFATAL and ERR\_FATAL Messages are grouped together as uncorrectable. Each correctable and uncorrectable (non-fatal and fatal) error source has a first error bit and a next error bit associated with it respectively. When an error is received by a Root Complex, the respective first error bit is set and the Requestor ID is logged in the Error Source Identification register. A set individual error status bit indicates that a particular error category occurred; software may clear an error status by writing a 1 to the respective bit. If software does not clear the first reported error before another error Message is received of the same category (correctable or uncorrectable), the corresponding next error status bit will be set but the Requestor ID of the subsequent error Message is discarded. The next error status bits may be cleared by software by writing a 1 to the respective bit as well.







# **21.12.5.11 ERRSID: Error Source Identification Register**

While internally generated error messages in the IOH will have their Requester ID logged correctly in this register, incoming ERR\_\* messages' Requester ID will not be.





#### **21.12.5.12 SSMSK: Stop and Scream Mask Register**

This register masks uncorrectable errors from being signaled as Stop and Scream events. Whenever the uncorrectable status bit is set and stop and scream mask is not set for that bit, it will trigger a Stop and Scream event.



### **21.12.5.13 APICBASE: APIC Base Register**





### **21.12.5.14 APICLIMIT: APIC Limit Register**



#### **21.12.5.15 ACSCAPHDR: Access Control Services Extended Capability Header**

This register identifies the Access Control Services (ACS) capability structure and points to the next structure.



#### **21.12.5.16 ACSCAP: Access Control Services Capability Register**

This register identifies the Access Control Services (ACS) capabilities.







# **21.12.5.17 ACSCTRL: Access Control Services Control Register**

This register identifies the Access Control Services (ACS) control bits.





# **21.12.5.18 PERFCTRLSTS: Performance Control and Status Register**







# <span id="page-534-0"></span>**21.12.5.19 MISCCTRLSTS: Misc. Control and Status Register (Dev #0, ESI Only)**











# **21.12.5.20 MISCCTRLSTS: Misc. Control and Status Register (Dev #0, PCIe Only)**













### **21.12.5.21 MISCCTRLSTS: Misc. Control and Status Register (Dev #1-10, PCIe Only)**










#### **21.12.5.22 PCIE\_IOU0\_BIF\_CTRL: PCIe IO Unit (IOU)0 Bifurcation Control Register**

This control register holds bifurcation control information pertaining to the PCI Express IO Unit 0.









#### **21.12.5.23 PCIE\_IOU1\_BIF\_CTRL: PCIe IO Unit (IOU)1 Bifurcation Control Register**

This control register holds bifurcation control information pertaining to the PCI Express IO Unit 1.



#### **21.12.5.24 PCIE\_IOU2\_BIF\_CTRL: PCIe IO Unit (IOU)2 Bifurcation Control Register**

This control register holds bifurcation control information pertaining to the PCI Express IO Unit 2.







## **21.12.6 XP Common Block Link Control Registers**

## **21.12.6.1 XP[7,3,1,0]DLLCTRL: XP DLL Control Register**







## **21.12.6.2 XP[7,3,1,0]RETRYCTRL: RetryControl Register**





## **21.13 IOH Defined PCI Express Error Registers**

The contents of the next set of registers - XPCORERRSTS, XPCORERRMSK, XPUNCERRSTS, XPUNCERRMSK, XPUNCERRSEV, XPUNCERRPTR. The architecture model for error logging and escalation of internal errors is similar to that of PCI Express AER, except that these internal errors never trigger an MSI and are always reported to the system software. Mask bits mask the reporting of an error and severity bit controls escalation to either fatal or non-fatal error to the internal core error logic. Note that internal errors detected in the PCI Express cluster are not dependent on any other control bits for error escalation other than the mask bit defined in these registers. All these registers are sticky. Refer to [Figure 16-6](#page-220-0).

## **21.13.1 XPCORERRSTS - XP Correctable Error Status Register**



## **21.13.2 XPCORERRMSK - XP Correctable Error Mask Register**





## **21.13.3 XPUNCERRSTS - XP Uncorrectable Error Status Register**



## **21.13.4 XPUNCERRMSK - XP Uncorrectable Error Mask Register**





# **21.13.5 XPUNCERRSEV - XP Uncorrectable Error Severity Register**



## **21.13.5.1 XPUNCERRPTR - XP Uncorrectable Error Pointer Register**





#### **21.13.5.2 UNCEDMASK: Uncorrectable Error Detect Status Mask**

This register masks uncorrectable errors from causing the associated AER status bit to be set.



#### **21.13.5.3 COREDMASK: Correctable Error Detect Status Mask**

This register masks correctable errors from causing the associated status bit in AER status register to be set.





#### **21.13.5.4 RPEDMASK - Root Port Error Detect Status Mask**

This register masks the associated error messages (received from PCIe link and NOT the virtual ones generated internally), from causing the associated status bits in AER to be set.



#### **21.13.5.5 XPUNCEDMASK - XP Uncorrectable Error Detect Mask Register**



#### **21.13.5.6 XPCOREDMASK - XP Correctable Error Detect Mask Register**





## **21.13.6 XPGLBERRSTS - XP Global Error Status Register**

This register captures if an error is logged in any of two buckets of errors within XP, XP internal core logic, and PCI Express AER.



## **21.13.7 XPGLBERRPTR - XP Global Error Pointer Register**

This register captures if an error is logged in any of three buckets of errors within XP - XP internal and PCI Express AER.





## **21.13.8 CTOCTRL: Completion Time-Out Control Register**



### **21.13.9 PCIE\_LER\_SS\_CTRLSTS: PCI Express Live Error Recovery/Stop and Scream Control and Status Register**







# **21.13.10 XP[10:0]ERRCNTSEL: Error Counter Selection Register**





# **21.13.11 XP[10:0]ERRCNT: Error Counter Register**



# **21.14 Intel VT-d Memory Mapped Register**

#### **Table 21-30. Intel VT-d Memory Mapped Registers - 0x00 - 0xFF, 1000-10FF**







## **Table 21-31. Intel VT-d Memory Mapped Registers - 0x100 - 0x1FF, 0x1100-0x11FF**

#### **Configuration Register Space**







## **21.14.1 Intel VT-d Memory Mapped Registers**

The Intel VT-d registers are all addressed using aligned DWORD or aligned QWORD accesses. Any combination of BEs is allowed within a DWORD or QWORD access. The Intel VT-d remap engine registers corresponding to the non-Isoch port represented by Device#0 , occupy the first 4K of offset starting from the base address defined by VTBAR register.

#### **Figure 21-2. Base Address of Intel VT-D Remap Engines**



#### **21.14.1.1 VTD\_VERSION: Version Number Register**



#### **21.14.1.2 VTD\_CAP[0:1]: Intel VT-d Capability Register**







## **21.14.1.3 EXT\_VTD\_CAP[0:1]: Extended Intel VT-d Capability Register**





## **21.14.1.4 GLBCMD[0:1]: Global Command Register**



## **21.14.1.5 GLBSTS[0:1]: Global Status Register**







## **21.14.1.6 ROOTENTRYADD[0:1]: Root Entry Table Address Register**





## **21.14.1.7 CTXCMD[0:1]: Context Command Register**





## **21.14.1.8 FLTSTS[0:1]: Fault Status Register**





## **21.14.1.9 FLTEVTCTRL[0:1]: Fault Event Control Register**



## **21.14.1.10 FLTEVTDATA[0:1]: Fault Event Data Register**





#### **21.14.1.11 FLTEVTADDR[0:1]: Fault Event Address Register**



#### **21.14.1.12 FLTEVTUPADDR[0:1]: Fault Event Upper Address Register**



#### **21.14.1.13 PMEN[0:1] : Protected Memory Enable Register**



#### **21.14.1.14 PROT\_LOW\_MEM\_BASE[0:1] : Protected Memory Low Base Register**





## **21.14.1.15 PROT\_LOW\_MEM\_LIMIT[0:1] : Protected Memory Low Limit Register**



## **21.14.1.16 PROT\_HIGH\_MEM\_BASE[0:1] : Protected Memory High Base Register**



#### **21.14.1.17 PROT\_HIGH\_MEM\_LIMIT[0:1] : Protected Memory Limit Base Register**





### **21.14.1.18 INV\_QUEUE\_HEAD[0:1]: Invalidation Queue Header Pointer Register**



### **21.14.1.19 INV\_QUEUE\_TAIL[0:1]: Invalidation Queue Tail Pointer Register**



#### **21.14.1.20 INV\_QUEUE\_ADD[0:1]: Invalidation Queue Address Register**





## **21.14.1.21 INV\_COMP\_STATUS[0:1]: Invalidation Completion Status Register**



#### **21.14.1.22 INV\_COMP\_EVT\_CTL[0:1]: Invalidation Completion Event Control Register**



#### **21.14.1.23 INV\_COMP\_EVT\_DATA[0:1]: Invalidation Completion Event Data Register**







#### **21.14.1.24 INV\_COMP\_EVT\_ADDR[0:1]: Invalidation Completion Event Address Register**



#### **21.14.1.25 INTR\_REMAP\_TABLE\_BASE[0:1]: Interrupt Remapping Table Base Address Register**





## **21.14.1.26 FLTREC: Fault Record Register**



# **21.14.1.27 IOTLBINV[0:1] : IOTLB Invalidate Register**







## **21.14.1.28 INVADDRREG[1:0]: Invalidate Address Register**







**§**



# **22 Ballout and Package Information**

# **22.1 I/O Hub (IOH) Ballout**

The following section presents preliminary ballout information for the IOH. This ballout is subject to change and is to be used for informational purposes only.

**Figure 22-1. IOH Quadrant Map**





# **22.2 IOH Pin List and Ballout**

## **Figure 22-2. IOH Ballout Left Side (Top View) (Sheet 1 of 2)**







## **Figure 22-2. IOH Ballout Left Side (Top View) (Sheet 2 of 2)**





#### **Figure 22-3. IOH Ballout Center Side (Top View)**




# **Figure 22-3. IOH Ballout Center Side (Top View)**





# **Figure 22-4. IOH Ballout Right (Top View) (Sheet 1 of 2)**





# **Figure 22-4. IOH Ballout Right (Top View) (Sheet 2 of 2)**



# **Table 22-1. Pin Listing by Pin Name (Sheet 1 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 2 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 3 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 4 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 5 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 6 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 7 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 8 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 9 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 10 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 11 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 12 of 33)**





## **Table 22-1. Pin Listing by Pin Name (Sheet 13 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 14 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 15 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 16 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 17 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 18 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 19 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 20 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 21 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 22 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 23 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 24 of 33)**





## **Table 22-1. Pin Listing by Pin Name (Sheet 25 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 26 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 27 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 28 of 33)**





## **Table 22-1. Pin Listing by Pin Name (Sheet 29 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 30 of 33)**





# **Table 22-1. Pin Listing by Pin Name (Sheet 31 of 33)**



#### **Table 22-1. Pin Listing by Pin Name (Sheet 32 of 33)**





#### **Table 22-1. Pin Listing by Pin Name (Sheet 33 of 33)**









#### **Table 22-2. Pin Listing by Signal Name (Sheet 2 of 33)**





## **Table 22-2. Pin Listing by Signal Name (Sheet 3 of 33)**



## **Table 22-2. Pin Listing by Signal Name (Sheet 4 of 33)**















# **Table 22-2. Pin Listing by Signal Name (Sheet 7 of 33)**



## **Table 22-2. Pin Listing by Signal Name (Sheet 8 of 33)**





# **Table 22-2. Pin Listing by Signal Name (Sheet 9 of 33)**



#### **Table 22-2. Pin Listing by Signal Name (Sheet 10 of 33)**





## **Table 22-2. Pin Listing by Signal Name (Sheet 11 of 33)**



## **Table 22-2. Pin Listing by Signal Name (Sheet 12 of 33)**





# **Table 22-2. Pin Listing by Signal Name (Sheet 13 of 33)**



#### **Table 22-2. Pin Listing by Signal Name (Sheet 14 of 33)**





## **Table 22-2. Pin Listing by Signal Name (Sheet 15 of 33)**



## **Table 22-2. Pin Listing by Signal Name (Sheet 16 of 33)**





# **Table 22-2. Pin Listing by Signal Name (Sheet 17 of 33)**



#### **Table 22-2. Pin Listing by Signal Name (Sheet 18 of 33)**





## **Table 22-2. Pin Listing by Signal Name (Sheet 19 of 33)**



## **Table 22-2. Pin Listing by Signal Name (Sheet 20 of 33)**





# **Table 22-2. Pin Listing by Signal Name (Sheet 21 of 33)**









## **Table 22-2. Pin Listing by Signal Name (Sheet 23 of 33)**



# **Table 22-2. Pin Listing by Signal Name (Sheet 24 of 33)**





# **Table 22-2. Pin Listing by Signal Name (Sheet 25 of 33)**



#### **Table 22-2. Pin Listing by Signal Name (Sheet 26 of 33)**





## **Table 22-2. Pin Listing by Signal Name (Sheet 27 of 33)**



# **Table 22-2. Pin Listing by Signal Name (Sheet 28 of 33)**





# **Table 22-2. Pin Listing by Signal Name (Sheet 29 of 33)**









## **Table 22-2. Pin Listing by Signal Name (Sheet 31 of 33)**



## **Table 22-2. Pin Listing by Signal Name (Sheet 32 of 33)**




## **Table 22-2. Pin Listing by Signal Name (Sheet 33 of 33)**





## **22.3 Package Information**

## **Figure 22-5. Package Diagram**



## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Intel](http://www.mouser.com/Intel):

[AC7500BXB S LH3K](http://www.mouser.com/access/?pn=AC7500BXB S LH3K) [BD7500MB S LH2F](http://www.mouser.com/access/?pn=BD7500MB S LH2F)