

## 128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

MAY 2011

### FEATURES

- High-speed access time: 45ns, 55ns, 70ns
- CMOS low power operation
  - 36 mW (typical) operating
  - 9  $\mu$ W (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
  - 1.65V--2.2V V<sub>DD</sub> (62WV12816ALL)
  - 2.5V--3.6V V<sub>DD</sub> (62WV12816BLL)
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- 2CS Option Available
- Lead-free available

### DESCRIPTION


The *ISSI* IS62WV12816ALL/IS62WV12816BLL are high-speed, 2M bit static RAMs organized as 128K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{\text{CS1}}$  is HIGH (deselected) or when CS2 is LOW (deselected) or when  $\overline{\text{CS1}}$  is LOW, CS2 is HIGH and both LB and UB are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE) controls both writing and reading of the memory. A data byte allows Upper Byte (UB) and Lower Byte (LB) access.

The IS62WV12816ALL and IS62WV12816BLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm) and 44-Pin TSOP (TYPE II).


### FUNCTIONAL BLOCK DIAGRAM




Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. *ISSI* reserves the right to make changes to this specification and its products at any time without notice. *ISSI* assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

## PIN CONFIGURATIONS


**48-Pin mini BGA (6mm x 8mm)  
(Package Code B)**



**48-Pin mini BGA (6mm x 8mm)  
2 CS Option (Package Code B2)**



**44-Pin mini TSOP (Type II)  
(Package Code T)**



## PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1, CS2	Chip Enable Input
OE	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

**TRUTH TABLE**

Mode	<u>WE</u>	<u>CS1</u>	CS2	<u>OE</u>	<u>LB</u>	<u>UB</u>	I/O PIN		
							I/O0-I/O7	I/O8-I/O15	V <sub>DD</sub> Current
Not Selected	X	H	X	X	X	X	High-Z	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
	X	X	L	X	X	X	High-Z	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
	X	X	X	X	H	H	High-Z	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
Output Disabled	H	L	H	H	L	X	High-Z	High-Z	I <sub>CC</sub>
	H	L	H	H	X	L	High-Z	High-Z	I <sub>CC</sub>
Read	H	L	H	L	L	H	D <sub>OUT</sub>	High-Z	I <sub>CC</sub>
	H	L	H	L	H	L	High-Z	D <sub>OUT</sub>	
	H	L	H	L	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	
Write	L	L	H	X	L	H	D <sub>IN</sub>	High-Z	I <sub>CC</sub>
	L	L	H	X	H	L	High-Z	D <sub>IN</sub>	
	L	L	H	X	L	L	D <sub>IN</sub>	D <sub>IN</sub>	

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.2 to V <sub>DD</sub> +0.3	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W

**Note:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING RANGE (V<sub>DD</sub>)**

Range	Ambient Temperature	IS62WV12816ALL	IS62WV12816BLL
Commercial	0°C to +70°C	1.65V - 2.2V	2.5V - 3.6V
Industrial	-40°C to +85°C	1.65V - 2.2V	2.5V - 3.6V

**DC ELECTRICAL CHARACTERISTICS (Over Operating Range)**

<b>Symbol</b>	<b>Parameter</b>	<b>Test Conditions</b>	<b>V<sub>DD</sub></b>	<b>Min.</b>	<b>Max.</b>	<b>Unit</b>
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.65-2.2V	1.4	—	V
		I <sub>OH</sub> = -1 mA	2.5-3.6V	2.2	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	1.65-2.2V	—	0.2	V
		I <sub>OL</sub> = 2.1 mA	2.5-3.6V	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		1.65-2.2V	1.4	V <sub>DD</sub> + 0.2	V
			2.5-3.6V	2.2	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
			2.5-3.6V	-0.2	0.8	V
I <sub>LI</sub>	Input Leakage	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>		-1	1	μA
I <sub>LO</sub>	Output Leakage	GND ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , Outputs Disabled		-1	1	μA

**Notes:**

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than 10 ns.

**CAPACITANCE<sup>(1)</sup>**

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Max.</b>	<b>Unit</b>
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
C <sub>OUT</sub>	Input/Output Capacitance	V <sub>OUT</sub> = 0V	10	pF

**Note:**

1. Tested initially and after any design or process changes that may affect these parameters.

**IS62WV12816ALL, IS62WV12816BLL**
**IS62WV12816ALL, POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**

Symbol	Parameter	Test Conditions		Max. 70	Unit
l <sub>cc</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> =Max., I <sub>OUT</sub> =0 mA, f=f <sub>MAX</sub>		Com. Ind.	15 20
l <sub>cc1</sub>	Operating Supply Current	V <sub>DD</sub> =Max., I <sub>OUT</sub> =0 mA, f=0		Com. Ind.	3 3
l <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>DD</sub> =Max., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , CS1=V <sub>IH</sub> , CS2=V <sub>IL</sub> , f=1 MHz		Com. Ind.	0.3 0.3
		<b>OR</b>			
	ULB Control	V <sub>DD</sub> =Max., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , CS1=V <sub>IL</sub> , f=0, UB=V <sub>IH</sub> , LB=V <sub>IH</sub>			
l <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>DD</sub> =Max., CS1≥V <sub>DD</sub> -0.2V, CS2≤0.2V, V <sub>IN</sub> ≥V <sub>DD</sub> -0.2V, or V <sub>IN</sub> ≤0.2V, f=0		Com. Ind.	5 10
		<b>OR</b>			
	ULB Control	V <sub>DD</sub> = Max., CS1 = V <sub>IL</sub> , CS2=V <sub>IH</sub> , V <sub>IN</sub> ≤0.2V, f=0; UB/LB=V <sub>DD</sub> -0.2V			

**IS62WV12816BLL, POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**

Symbol	Parameter	Test Conditions		Max. 45	Max. 55	Unit
l <sub>cc</sub>	V <sub>DD</sub> Dynamic Operating Supply Current	V <sub>DD</sub> =Max., I <sub>OUT</sub> =0 mA, f=f <sub>MAX</sub>	Com. Ind.	35 40	25 30	mA
		typ. <sup>(2)</sup>		25	20	
l <sub>cc1</sub>	Operating Supply Current	V <sub>DD</sub> =Max., I <sub>OUT</sub> =0 mA, f=0	Com. Ind.	3 3	3 3	mA
l <sub>SB1</sub>	TTL Standby Current (TTL Inputs)	V <sub>DD</sub> =Max., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , CS1=V <sub>IH</sub> , CS2=V <sub>IL</sub> , f=1 MHz	Com. Ind.	0.3 0.3	0.3 0.3	mA
		<b>OR</b>				
	ULB Control	V <sub>DD</sub> =Max., V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , CS1=V <sub>IL</sub> , f=0, UB=V <sub>IH</sub> , LB=V <sub>IH</sub>				
l <sub>SB2</sub>	CMOS Standby Current (CMOS Inputs)	V <sub>DD</sub> =Max., CS1≥V <sub>DD</sub> -0.2V, CS2≤0.2V, V <sub>IN</sub> ≥V <sub>DD</sub> -0.2V, or V <sub>IN</sub> ≤0.2V, f=0	Com. Ind.	10 10	10 10	µA
		typ. <sup>(2)</sup>		3	3	
	ULB Control	V <sub>DD</sub> = Max., CS1 = V <sub>IL</sub> , CS2=V <sub>IH</sub> , V <sub>IN</sub> ≤0.2V, f=0; UB/LB=V <sub>DD</sub> -0.2V				

**Note:**

- At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- Typical values are measured at V<sub>DD</sub> = 3.0V, T<sub>A</sub> = 25°C and not 100% tested.

## AC TEST CONDITIONS

Parameter	62WV12816ALL (Unit)	62WV12816BLL (Unit)
Input Pulse Level	0.4V to V <sub>DD</sub> -0.2V	0.4V to V <sub>DD</sub> -0.3V
Input Rise and Fall Times	5 ns	5ns
Input and Output Timing and Reference Level	V <sub>REF</sub>	V <sub>REF</sub>
Output Load	See Figures 1 and 2	See Figures 1 and 2

	1.65-2.2V	2.5V - 3.6V
R1(Ω)	3070	3070
R2(Ω)	3150	3150
V <sub>REF</sub>	0.9V	1.5V
V <sub>TM</sub>	1.8V	2.8V

## AC TEST LOADS




Figure 1




Figure 2

**READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)**


<b>Symbol</b>	<b>Parameter</b>	45 ns		55 ns		70 ns		<b>Unit</b>
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>RC</sub>	Read Cycle Time	45	—	55	—	70	—	ns
t <sub>AA</sub>	Address Access Time	—	45	—	55	—	70	ns
t <sub>OHA</sub>	Output Hold Time	10	—	10	—	10	—	ns
t <sub>ACS1/t<sub>ACS2</sub></sub>	CS1/CS2 Access Time	—	45	—	55	—	70	ns
t <sub>DOE</sub>	OE Access Time	—	20	—	25	—	35	ns
t <sub>HZOE<sup>(2)</sup></sub>	OE to High-Z Output	—	15	—	20	—	25	ns
t <sub>LZOE<sup>(2)</sup></sub>	OE to Low-Z Output	5	—	5	—	5	—	ns
t <sub>HZCS1/t<sub>HZCS2<sup>(2)</sup></sub></sub>	CS1/CS2 to High-Z Output	0	15	0	20	0	25	ns
t <sub>LZCS1/t<sub>LZCS2<sup>(2)</sup></sub></sub>	CS1/CS2 to Low-Z Output	10	—	10	—	10	—	ns
t <sub>BA</sub>	LB, UB Access Time	—	45	—	55	—	70	ns
t <sub>HZB</sub>	LB, UB to High-Z Output	0	15	0	20	0	25	ns
t <sub>LZB</sub>	LB, UB to Low-Z Output	0	—	0	—	0	—	ns

**Notes:**

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.4V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


## AC WAVEFORMS

**READ CYCLE NO. 1<sup>(1,2)</sup>** (Address Controlled) ( $\overline{CS1} = \overline{OE} = V_{IL}$ ,  $CS2 = \overline{WE} = V_{IH}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



## AC WAVEFORMS

**READ CYCLE NO. 2<sup>(1,3)</sup>** ( $\overline{CS1}$ ,  $CS2$ ,  $\overline{OE}$ , AND  $\overline{UB}/\overline{LB}$  Controlled)



### Notes:

1. WE is HIGH for a Read Cycle.
2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CS1}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .  $CS2 = \overline{WE} = V_{IH}$ .
3. Address is valid prior to or coincident with CS1 LOW transition.


WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)

Symbol	Parameter	45ns		55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>WC</sub>	Write Cycle Time	45	—	55	—	70	—	ns
t <sub>SCS1</sub> /t <sub>SCS2</sub>	CS1/CS2 to Write End	35	—	45	—	60	—	ns
t <sub>AW</sub>	Address Setup Time to Write End	35	—	45	—	60	—	ns
t <sub>HA</sub>	Address Hold from Write End	0	—	0	—	0	—	ns
t <sub>SA</sub>	Address Setup Time	0	—	0	—	0	—	ns
t <sub>PWB</sub>	LB, UB Valid to End of Write	35	—	45	—	60	—	ns
t <sub>PWE</sub>	WE Pulse Width	35	—	40	—	50	—	ns
t <sub>SD</sub>	Data Setup to Write End	20	—	25	—	30	—	ns
t <sub>HD</sub>	Data Hold from Write End	0	—	0	—	0	—	ns
t <sub>HZWE</sub> <sup>(3)</sup>	WE LOW to High-Z Output	—	20	—	20	—	20	ns
t <sub>LZWE</sub> <sup>(3)</sup>	WE HIGH to Low-Z Output	5	—	5	—	5	—	ns

**Notes:**


1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

## AC WAVEFORMS

WRITE CYCLE NO. 1<sup>(1,2)</sup> ( $\overline{CS1}$  Controlled,  $\overline{OE}$  = HIGH or LOW)


## Notes:

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{CS1}$ , CS2 and  $\overline{WE}$  inputs and at least one of the  $\overline{LB}$  and  $\overline{UB}$  inputs being in the LOW state.
2. WRITE =  $(\overline{CS1}) [(\overline{LB}) = (\overline{UB})] (\overline{WE})$ .


**AC WAVEFORMS****WRITE CYCLE NO. 2** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is HIGH During Write Cycle)

## AC WAVEFORMS

**WRITE CYCLE NO. 3** ( $\overline{WE}$  Controlled:  $\overline{OE}$  is LOW During Write Cycle)





## AC WAVEFORMS

WRITE CYCLE NO. 4 ( $\overline{UB}/\overline{LB}$  Controlled)

**DATA RETENTION SWITCHING CHARACTERISTICS**

Symbol	Parameter	Test Condition	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>DD</sub> for Data Retention	See Data Retention Waveform	1.0	3.6	V
I <sub>DR</sub>	Data Retention Current	V <sub>DD</sub> = 1.0V, $\overline{CS1} \geq V_{DD} - 0.2V$	—	10	$\mu A$
t <sub>SDR</sub>	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
t <sub>RDR</sub>	Recovery Time	See Data Retention Waveform	t <sub>RC</sub>	—	ns

**DATA RETENTION WAVEFORM (CS1 Controlled)****DATA RETENTION WAVEFORM (CS2 Controlled)**

**IS62WV12816ALL, IS62WV12816BLL****ORDERING INFORMATION: IS62WV12816ALL (1.65V - 2.2V)****Commercial Range: 0°C to +70°C**

Speed(ns)	Order Part No.	Package
70	IS62WV12816ALL-70T	TSOP (Type II)

**Industrial Range: -40°C to +85°C**

Speed(ns)	Order Part No.	Package
70	IS62WV12816ALL-70TI	TSOP (Type II)
70	IS62WV12816ALL-70BI	mini BGA (6mm x 8mm)
70	IS62WV12816ALL-70BLI	mini BGA (6mm x 8mm), Lead-free
70	IS62WV12816ALL-70B2I	mini BGA (6mm x 8mm), 2 CS Option


**ORDERING INFORMATION: IS62WV12816BLL (2.5V - 3.6V)****Commercial Range: 0°C to +70°C**

Speed(ns)	Order Part No.	Package
45	IS62WV12816BLL-45B	mini BGA (6mm x 8mm)
45	IS62WV12816BLL-45B2	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV12816BLL-55T	TSOP (Type II)

**Industrial Range: -40°C to +85°C**

Speed(ns)	Order Part No.	Package
45	IS62WV12816BLL-45TLI	TSOP (Type II), Lead-free
55	IS62WV12816BLL-55TI	TSOP (Type II)
55	IS62WV12816BLL-55TLI	TSOP (Type II), Lead-free
55	IS62WV12816BLL-55BI	mini BGA (6mm x 8mm)
55	IS62WV12816BLL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV12816BLL-55B2I	mini BGA (6mm x 8mm), 2 CS Option
55	IS62WV12816BLL-55B2LI	mini BGA (6mm x 8mm), 2 CS Option, Lead-free

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A		1.20			0.047	
A1	0.20		0.30	0.008		0.012
$\phi b$	0.30	0.35	0.40	0.012	0.014	0.016
D	7.90	8.00	8.10	0.311	0.315	0.319
D1	5.25	BSC		0.207	BSC	
E	5.90	6.00	6.10	0.233	0.236	0.240
E1	3.75	BSC		0.148	BSC	
e	0.75	BSC		0.030	BSC	
ZD	1.375	REF.		0.054	REF.	
ZE	1.125	REF.		0.044	REF.	



## NOTE :

1. CONTROLLING DIMENSION : MM.  
2. Reference document : JEDEC MO-207

