# Linear CCD Image Sensor

#### **Description**

The KLI−4104 Image Sensor is a multi-spectral, linear solid-state image sensor for color scanning applications where fast operation and high resolution are required. The imager consists of three parallel linear photodiode arrays, each with 4,080 active photosites for the output of red, green and blue (R, G, and B) signals. The sensor contains a fourth channel for luminance information. This array has 8,160 pixels segmented to transfer out data through one of four luminance outputs. This device offers high sensitivity, high data rates, low noise and negligible lag. Individual electronic exposure control for each of the Chroma and the Luma channel is provided, allowing the KLI−4104 sensor to be used under a variety of illumination conditions.

#### **Table 1. GENERAL SPECIFICATIONS**



NOTE: All Parameters are specified at  $T = 25^{\circ}$ C unless otherwise noted.



# **ON Semiconductor®**

**[www.onsemi.com](http://onsemi.com)**



**Figure 1. KLI−4104 Linear CCD Image Sensor**

#### **Features**

- Quad-Linear Array (G, R, B, L)
- High Resolution: Luma (Monochrome) Array with 5 µm Pixels with 8,160 Count
- Luma Channel has 4 Outputs Approaching 120 MHz Data Rate
- High Resolution: Color (RGB) Array with 10 µm Pixels with 4,080 Count
- Each Color Channel has 1 Output Approaching 30 MHz Data Rate
- No Image Lag
- Two-Phase Register Clocking
- On-Ship Dark Reference
- Electronic Exposure Control

## **Application**

• Machine Vision

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

# **ORDERING INFORMATION**

#### **Table 2. ORDERING INFORMATION − KLI−4104 IMAGE SENSOR**



#### **Table 3. ORDERING INFORMATION − EVALUATION SUPPORT**



See the ON Semiconductor *Device Nomenclature* document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at [www.onsemi.com.](http://onsemi.com)

#### **DEVICE DESCRIPTION**

#### **Architecture**



**Figure 2. Block Diagram**

The KLI−4104 Image Sensor is a high resolution, quadri-linear array designed for high-speed color scanning applications. Each device contains 3 rows of 4,080 active photoelements, consisting of high performance 'pinned diodes' for improved sensitivity, lower noise and the elimination of lag. Each row is selectively covered with a red, green or blue integral filter stripe for unparalleled spectral separation. The pixel height and pitch is 10 micron and the center-to-center spacing between color channels is 90 microns, giving an effective nine line delay between adjacent channels during imaging.

Each device also contains 1 row of 8,160 active photoelements. This channel has a monochrome response. The pixel height and pitch is 5 micron and the center-to-center spacing between this luminance channel and the blue color channel is 122.5 microns, giving an effective 12 1/4 line delay.

Readout of the pixel data for each color channel is accomplished through the use of a single CCD shift register allowing for a single output per channel with no multiplexing artifacts. Twenty-four light shielded photoelements are supplied at the start of each channel to act as a dark reference. After the 4,080 active pixels, the trailing region contains 24 pixels dedicated for test. Only the first 16 pixels in this trailing group are configured to be dark reference pixels. The remaining pixels are used for internal testing. See the block diagram in Figure 2.

Readout of the pixel data for the luminance channel is accomplished through the use of four CCD shift registers in an odd/even and left/right readout configuration. Forty-eight light shielded photoelements are supplied at the beginning of each output channel to act as its dark reference.

In other words, twenty-four dark reference pixels are on the leading edge of each luma output, none trailing. See the block diagram in Figure 2.

The devices are manufactured using NMOS, buried channel processing and utilize dual layer polysilicon and dual layer metal technologies.

The architecture of the KLI−4104 provides the ability to achieve high-resolution color scans (600 dpi) by utilizing information from all 4 channels. The edge data from the luminance channel (which provides the image "detail") can be combined with the chroma data and the result is a full resolution color image. In this design there are 4 outputs on the luminance channel to match the read out rate of the chroma channels. Both resolution and throughput are thereby maximized.

The die size is  $50.50 \times 1.10$  mm and is housed in a custom 46-pin, 0.400″ wide, dual in line package. The die center is located between the blue and red channels and the color channels are centered in the long direction of the die. The blue channel center line is displaced  $+30 \mu m$  along the short dimension of the die from the die center, with pin 1 in the lower left corner.

#### *Why High-Resolution Luma/Low-Resolution Chrominance?*

The human visual system uses more luminance information than chrominance information. Based on this, we know that high spatial frequency luminance data represents the "details" in an image. To achieve a full resolution (8,160 pixels) color scan, the chrominance data can be of lower resolution (4,080 pixels) as long as the "edge/detail" information is sampled at the higher frequency.

Notice that each chroma pixel covers 4 times the area of a single luma pixel. An advantage to having larger pixel sizes is increased responsivity. This is especially useful in the chroma channels where some light is absorbed by the color filter material. Please refer to Figure [12](#page-13-0): Typical Responsivity for the responsivity data.

#### *Image Processing*

By utilizing the data from all 4 channels, a high-resolution color scan can be achieved. The luminance channel can be used to provide the edge detail in the image.

#### *Chroma Imaging*

During the integration period, an image is obtained by gathering electrons generated by photons incident upon the photodiodes. The charge collected in the photodiode array is a linear function of the local exposure. The charge is stored in the photodiode itself and is isolated from the CCD shift registers during the integration period by the transfer gates TG1 and TG2, which are held at barrier potentials. At the end of the integration period, the CCD register clocking is stopped with the  $\phi$ 1 and  $\phi$ 2 gates being held in a 'high' and 'low' state respectively. Next, the TG gates are turned 'on' causing the charge to drain from the photodiode into the TG1 storage region. As TG1 is turned back 'off' charge is transferred through TG2 and into the  $\phi$ 1 storage region. The TG2 gate is then turned 'off', isolating the shift registers from the accumulation region once again. Complementary clocking of the  $\phi$ 1 and  $\phi$ 2 phases now resumes for readout of the current line of data while the next line of data is integrated.

#### *Luma Imaging*

During the integration period, an image is obtained by gathering electrons generated by photons incident upon the photodiodes. The charge collected in the photodiode array is a linear function of the local exposure. The charge is stored in the photodiode and an accumulation region adjacent to the photodiode. This transfer occurs with the bias applied to TG1L. The accumulation storage region is isolated from the CCD shift registers during the integration period by the transfer gate TG2, which is held at barrier potentials. At the end of the integration period, the CCD register clocking is stopped with the  $\phi$ 1Lx and  $\phi$ 2Lx gates (x = A or B) being held in a 'high' and 'low' state respectively. Next, the TG2 gate is turned 'on' causing the charge to drain from the accumulation region into  $\varphi$ 1 storage region. The TG2 gate is then turned 'off', isolating the shift registers from the accumulation region once again. Complementary clocking of the  $\phi$ 1 and  $\phi$ 2 phases now resumes for readout of the current line of data while the next line of data is integrated.

#### **Charge Transport and Sensing**

In either the chroma or luma cases, readout of the signal charge is accomplished by two-phase, complementary clocking of the  $\phi$ 1 and  $\phi$ 2 gates, (labeled  $\phi$ 1Cx/ $\phi$ 2Cx or  $\phi$ 1Lx/ $\phi$ 2Lx, where x = A or B). The register architecture has been designed for high speed clocking with minimal transport and output signal degradation, while still maintaining low (7.25 Vp-p min) clock swings for reduced power dissipation at 30 MHz thereby, lowering clock noise and simplifying the driver design. The data in all registers is clocked simultaneously toward the output structures. The signal is then transferred to the output structures in a parallel format at the falling edge of the H2 clocks. Re-settable floating diffusions are used for the charge-to-voltage conversion while source followers provide buffering to external connections. The potential change on the floating diffusion is dependent on the amount of signal charge and is given by  $\Delta VFD = \Delta Q / C_{FD}$ , where  $\Delta$ VFD is the change in potential on the floating diffusion,  $\Delta Q$  is the amount of charge, and C<sub>FD</sub> is the capacitance of the floating diffusion node. Prior to each pixel output, the floating diffusion is returned to the RD level by the reset clock,  $\phi$ R.



**Figure 3. Channel Alignment Diagram**

Zero re-phasing errors, in the final color image, is accomplished by having effectively center-aligned sampling apertures (pixels) in the luminance and chroma channels.

Even though the luminance and chroma channels are physically edge-aligned vertically, when scan motion is introduced it has a "center-weighted" sampling effect at the full resolution scan speed.

The following pixel alignment diagram explains in more detail the reason for being edge-aligned in the vertical direction and how the 12.25 line spacing  $(122.5 \mu m)$  works out to achieve zero re-phasing errors at full resolution.



**Figure 4. Pixel Alignment Diagram**

The y-axis of the diagram is the direction of scanning motion (luminance-leading scan in this case). Note on the x-axis, that the luminance sampling rate (represented by the arrows) is  $2\times$  that of the chroma channel. Also note the horizontal dotted line, showing that the arrows are synchronized, depicting the effective center-aligned sampling of luminance and chroma channels after 25 luminance lines have been acquired.

This equates to zero re-phasing error between luminance and chroma signals at full resolution.

If scan speed is changed to lower the vertical resolution, a small re-phasing error may be introduced.

#### *High Speed Scanning*

The KLI−4104 sensor is ideal for applications such as high-speed document scanning.

High data throughput is achieved by having a total of 7 outputs, 4 outputs on the luminance channel  $(4 \cdot 30 \text{ MHz} =$ 120 MHz total data rate), and 1 output per chroma channel (30 MHz each).

Readout of the pixel data for the luminance channel is accomplished through the use of two CCD shift registers in an odd/even pixel readout configuration (4 outputs total).

A system can be designed with the KLI−4104 to achieve high-resolution color scans (600 dpi), when scanning the longer length side of A4 paper size at over 150 pages per minute.



**Figure 5. Pinout Diagram**

# **Table 4. PACKAGE PIN DESCRIPTION**





## **Table 5. PIXEL CLOCK VIDEO OUTPUT**



NOTE: 2 lines of Luma channels per every Chroma channel.

# <span id="page-9-0"></span>**IMAGING PERFORMANCE**

#### **Imaging Performance Operational Conditions**

Specifications given under nominally specified operating conditions for the given mode of operation at 25°C,  $f_{CLK} = 1$  MHz, AR cover glass, color filters where

applicable, no exposure control (line time = integration time), and an active load as shown in Figure [14,](#page-15-0) unless otherwise specified. See notes for further descriptions.

#### **Table 6. IMAGING PERFORMANCE SPECIFICATIONS**



#### <span id="page-10-0"></span>**Table [6](#page-9-0). IMAGING PERFORMANCE SPECIFICATIONS** (continued)



1. Defined as the maximum output level achievable before linearity or PRNU performance is degraded beyond specification.

2. With color filter. Values specified at filter peaks. 50% bandwidth = ±30 nm. Color filter arrays become transparent after 710 nm. It is recommended that a suitable IR cut filter be used to maintain spectral balance and optimal MTF. See Figure [12](#page-13-0).

3. As measured at 30 MHz data rate. This device utilizes 2-phase clocking for cancellation of driver displacement currents. Symmetry between  $\phi$ 1 and  $\phi$ 2 phases must be maintained to minimize clock noise.

4. Measured per transfer. For a Chroma line: (0.99999) ⋅ 8268 = 0.92065. For a Luma line: (0.99999) ⋅ 2092 = 0.97930.

5. Low frequency response is measured across the entire array with a 1000 pixel-moving window and a 5 pixel median filter evaluated under a flat field illumination.

6. Medium frequency response is measured across the entire array with a 50 pixel-moving window and a 5 pixel median filter evaluated under a flat field illumination.

7. High frequency response non-uniformity represents individual pixel defects evaluated under a flat field illumination. An individual pixel value may deviate above or below the average response for the entire array. Zero individual defects allowed per this specification.

8. Increasing the current load (nominally 4.7 mA) to improve signal bandwidth will decrease these parameters.

9. If resistive loads are used to set current, the amplifier gain will be reduced, thereby reducing the output sensitivity and net responsivity.

10.Defective pixels will be separated by at least one non-defective pixel within and across the color channels.

11. Pixels whose response is greater than the average response by the specified threshold, (16 mV). See Figure [11.](#page-13-0)

12.Pixels whose response is greater or less than the average response by the specified threshold, (±15%). See Figure [11](#page-13-0).

- 13.Pixels whose response deviates from the average pixel response by the specified threshold, (4.5 mV for Chroma, 5.5 mV for Luma), when operating in exposure control mode with an integration time that is 50% of the line time. See Figure [11](#page-13-0). If dark pattern correction is used with exposure control, the dark pattern acquisition should be completed with exposure control actuated. Dark current tends to suppress the magnitude of these defects as observed in typical applications, hence line rate changes may affect perceived defect magnitude. Measured at 1 MHz data rate.
- 14.Dark current doubles approximately every +9°C.

15.Residual charge in the first field after transfer is used to determine lag measurement.

16.Nominal value was measured at an output of 1.5 V signal level at 30 MHz. Expect linearity to be better than 10% over the entire range. 17.As measured at 1 MHz data rate.

18.Pixels whose response is greater or less than the average response by the specified threshold, (±10%). See Figure [11](#page-13-0).

19. As measured at 1 MHz data rate and with an average output level of  $70\%$  V<sub>SAT</sub>.

20.As measured at 1 MHz data rate and with an average output level of 100 mV. With the exposure control active − the timing is adjusted so exposure time =  $50\%$  · integration time.

21.A parameter that is measured on every sensor during production testing.

22.A parameter that is quantified during the design verification activity.

# **TYPICAL PERFORMANCE CURVES**



**Non-Linearity @ f = 30 MHz, Luma Channel**

**Figure 7. Typical Response Non-Linearity (%), Luma**



**Non-Linearity @ f = 30 MHz, Blue Channel**

**Figure 8. Typical Response Non-Linearity (%), Blue**



**Figure 9. Typical CTE Performance vs. H Clock Levels**



**Figure 10. Typical Fixed Charge Loss vs. OG at 30 MHz**

# <span id="page-13-0"></span>**DEFECT DEFINITIONS**



**Figure 11. Defect Pixel Classification**

**KLI−4104 Image Sensor Responsivity**



**Figure 12. Typical Responsivity**

# **OPERATION**

## **Table 7. ABSOLUTE MAXIMUM RATINGS**

![](_page_14_Picture_216.jpeg)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Referenced to substrate voltage.

- 2. Includes pins: φ1CA, φ1CB, φ2CA, φ2CB, φ1LA, φ1LB, φ2LA, φ2LB, TG1C, TG2C, TG1L, TG2L, φRC, φRLA, φRLB, OGCLA, OGLB, IGC, LOGR, and LOGG.
- 3. Voltage difference (either polarity) between any two pins.
- 4. Includes pins: VIDR, VIDG, VIDB, VIDLAO, VIDLAE, VIDLBO, VIDLBE, SUB(DA), SUBR, SUBG, SUBB, SUBLA, SUBLB, RDC, RDLA, RDLB, VDDC, VDDLA, VDDLB, LS and IDC.
- 5. Care must be taken not to short output pins to ground during operation as this may cause permanent damage to the output structures.
- 6. Charge transfer efficiency will degrade at frequencies higher than the maximum clocking frequency. VIDR, VIDG, VIDB, VIDLAO, VIDLAE, VIDLBO, and VIDLBE load current values may need to be adjusted as well.
- 7. Exceeding the upper limit on output load capacitance will greatly reduce the output frequency response. Thus, direct probing of the output pins with conventional oscilloscope probes is not recommended.
- 8. The absolute maximum ratings indicate the limits of this device beyond which damage may occur. The Operating ratings indicate the conditions where the design should operate the device. Operating at or near these ratings do not guarantee specific performance limits. Guaranteed specifications and test conditions are contained in the Imaging Performance section.

#### **Device Input ESD Protection Circuit (Schematic)**

![](_page_14_Figure_14.jpeg)

**CAUTION:** To allow for maximum performance, this device was designed with limited input protection; thus, it is sensitive to electrostatic induced damage. These devices should be installed in accordance with strict ESD handling procedures!

**Figure 13. Device Input ESD Protection Circuit**

#### <span id="page-15-0"></span>**DC Bias Operating Conditions**

![](_page_15_Picture_257.jpeg)

![](_page_15_Picture_258.jpeg)

1. A current sink must be supplied for each output. Load capacitance should be minimized so as not to limit bandwidth. RX serves as the load bias for the on-chip amplifiers. The values of RX and RL should be chosen to optimize performance for a given operating frequency. The values shown in Figure 14 below represent just one solution.

2. Referenced to substrate voltage.

3. Do not exceed absolute maximum levels for diode pins voltage.

*Typical Output Bias/Buffer Circuit*

![](_page_15_Figure_8.jpeg)

**Figure 14. Typical Output Bias/Buffer Circuit**

## **AC Operating Conditions**

#### **Table 9. CLOCK LEVELS**

![](_page_16_Picture_301.jpeg)

1. Recommended delays for Correlated Double Sampling (CDS) of output.

2. Maximum value stated ensures proper linearity performance. Integration times shorter than 10% of the line time increase device non-linearity.

3. Where noted as a multiple of CCD element durations, scale the appropriate times listed if the clock element time changes. 4. This value represents the shortest line period. Integration time can be shorter than a line period with the use of electronic exposure control or by extending the line period with horizontal overclocking.

5. If the application uses values less than those listed here expect degradation in lag and/or exposure control performance, where appropriate.

## <span id="page-17-0"></span>**ELECTRICAL CHARACTERISTICS AC**

#### **Table 10. CLOCK LEVEL CONDITIONS FOR OPERATION**

![](_page_17_Picture_626.jpeg)

1. Care should be taken to insure that low rail overshoot does not exceed −0.5 VDC. Exceeding this value may result in non-photogenerated charged being injected into the video signal.

2. Connect pin to ground potential for applications where exposure control is not required.

3. Where "x" can be "CA", "CB", "LA", or "LB".

4. Where "x" can be "1" or "2".

5. Where "x" can be "C", "LA", or "LB".

6. Where "x" can be "R", "G", or "B".

7. For high level clocks at 30 MHz operation, use the values found in the "30 MHz Operation" column. This value represents the recommended setting for operation. Operating ranges for the high level clocks should be held to a variation range of ±0.25. Clock levels below this range will result in loss of charge transfer efficiency and other performance degradations.

# **Table 11. CLOCK VOLTAGE DETAIL CHARACTERISTICS**

![](_page_17_Picture_627.jpeg)

![](_page_18_Picture_320.jpeg)

#### <span id="page-18-0"></span>**Table [11](#page-17-0). CLOCK VOLTAGE DETAIL CHARACTERISTICS** (continued)

 $1.$   $\phi$ 1,  $\phi$ 2 clock frequency: 30 MHz. The maximum and minimum values in this table are supplied for reference. Testing against the device performance specifications is performed using the nominal values.

2. Longer times will degrade noise performance.

#### **Table 12. CLOCK LINE CAPACITANCE**

![](_page_18_Picture_321.jpeg)

1. The value listed is the effective value, or equal to 1/2 the total load capacitance per CCD phase. Since the CCDs are driven from both ends of the sensor, the total load capacitance per horizontal drive function is approximately twice the value listed. These values were calculated from design targets. These values do not take into account the device package.

# **TIMING**

# **Edge Alignment**

![](_page_19_Figure_3.jpeg)

**Figure 15. Transfer Timing Edge Alignment**

**Pixel Timing**

![](_page_19_Figure_6.jpeg)

**Figure 16. Pixel Timing Detail**

# **Pixel Timing Edge Alignment**

![](_page_20_Figure_2.jpeg)

**Figure 17. 1 and 2 Edge Alignment**

#### **Line Timing**

#### **Line Timing, Luma**

![](_page_20_Figure_6.jpeg)

## **Figure 18. Line Timing Diagram**

## **Luma Accumulation Gate-to-Gate Transfer Timing**

![](_page_21_Figure_2.jpeg)

#### **Chroma Photodiode-to-CCD Transfer Timing**

![](_page_21_Figure_4.jpeg)

![](_page_21_Figure_5.jpeg)

#### **Output Timing**

![](_page_21_Figure_7.jpeg)

\*Required for Optional Off-Chip, Analog, Correlated Double Sampling (CDS) Signal Processing

**Figure 20. Output Timing Diagram**

## **STORAGE AND HANDLING**

#### **Table 13. STORAGE CONDITIONS**

![](_page_22_Picture_174.jpeg)

1.  $T = 25^{\circ}$ C. Excessive humidity will degrade MTTF.

2. Long-term storage toward the maximum temperature may accelerate color filter degradation.

3. Noise performance will degrade at higher temperatures.

4. See section for Imaging Performance Specifications.

For information on ESD and cover glass care and cleanliness, please download the *Image Sensor Handling and Best Practices* Application Note (AN52561/D) from [www.onsemi.com.](http://onsemi.com)

For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from [www.onsemi.com.](http://onsemi.com)

For quality and reliability information, please download the *Quality & Reliability* Handbook (HBD851/D) from [www.onsemi.com.](http://onsemi.com)

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from [www.onsemi.com](http://onsemi.com).

For information on Standard terms and Conditions of Sale, please download [Terms and Conditions](http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf) from [www.onsemi.com.](http://onsemi.com)

# **MECHANICAL INFORMATION**

# **Completed Assembly**

![](_page_23_Figure_3.jpeg)

**Figure 21. Completed Assembly**

ON Semiconductor and the UN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.<br>SCILLC owns the rights to a number of patents, tr at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation<br>or guarantee regarding the suitability of its specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets<br>and/or specification can and do var or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or<br>unauthorized application, Buyer shall indemnify a expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim<br>alleges that SCILLC was negligent

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

**N. American Technical Support**: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5817−1050

**ON Semiconductor Website**: **www.onsemi.com**

**Order Literature**: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative