### **NANALOG**<br>DEVICES 750 MHz to 1150 MHz Quadrature Demodulator with Fractional-N PLL and VCO

# Data Sheet **[ADRF6801](http://www.analog.com/ADRF6801?doc=ADRF6801.pdf)**

### <span id="page-0-0"></span>**FEATURES**

**IQ demodulator with integrated fractional-N PLL LO frequency range: 750 MHz to 1150 MHz Input P1dB: 12.5 dBm Input IP3: 25 dBm Noise figure (DSB): 14.3 dB Voltage conversion gain: 5.1 dB Quadrature demodulation accuracy Phase accuracy: 0.3° Amplitude accuracy: 0.05 dB Baseband demodulation: 275 MHz, 3 dB bandwidth SPI serial interface for PLL programming 40-lead, 6 mm × 6 mm LFCSP**

#### <span id="page-0-1"></span>**APPLICATIONS**

**QAM/QPSK RF/IF demodulators Cellular W-CDMA/CDMA/CDMA2000 Microwave point-to-(multi)point radios Broadband wireless and WiMAX**

#### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The ADRF6801 is a high dynamic range IQ demodulator with integrated PLL and VCO. The fractional-N PLL/synthesizer generates a frequency in the range of 3.0 GHz to 4.6 GHz. A divide-by-4 quadrature divider divides the output frequency of the VCO down to the required local oscillator (LO) frequency to drive the mixers in quadrature. Additionally, an output buffer can be enabled that generates an  $f_{\text{VCO}}/2$  signal for external use.

The PLL reference input is supported from 10 MHz to 160 MHz. The phase detector output controls a charge pump whose output is integrated in an off-chip loop filter. The loop filter output is then applied to an integrated VCO.

The IQ demodulator mixes the differential RF input with the complex LO derived from the quadrature divider. The differential I and Q output paths have excellent quadrature accuracy and can handle baseband signaling or complex IF up to 120 MHz.

The ADRF6801 is fabricated using an advanced silicon-germanium BiCMOS process. It is available in a 40-lead, exposed-paddle, RoHS-compliant, 6 mm  $\times$  6 mm LFCSP package. Performance is specified over the −40°C to +85°C temperature range.

<span id="page-0-3"></span>

#### **Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADRF6801.pdf&product=ADRF6801&rev=A)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2011–2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

# **TABLE OF CONTENTS**



### <span id="page-1-0"></span>**REVISION HISTORY**



1/2011-Revision 0: Initial Version



## <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_S = 5$  V; ambient temperature (T<sub>A</sub>) = 25°C; fREF = 26 MHz, f<sub>LO</sub> = 900 MHz, f<sub>BB</sub> = 4.5 MHz, R<sub>LOAD</sub> = 450  $\Omega$  differential, all register and PLL settings use the recommended values shown in the [Register Structure](#page-13-6) section, unless otherwise noted.





### <span id="page-4-0"></span>**TIMING CHARACTERISTICS**

 $V_s = 5$  V, unless otherwise noted.



### *Timing Diagram*

<span id="page-4-1"></span>

*Figure 2. Timing Diagram*

### <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge<br>without detection. Although this product features patented or proprietary protection circuitry, damage<br>may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### <span id="page-6-1"></span>**Table 4. Pin Function Descriptions**





# <span id="page-8-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_s = 5$  V,  $T_A = 25$ °C, unless otherwise noted. LO = 750 MHz to 1150 MHz.







*Figure 9. IQ Quadrature Phase Error vs. LO Frequency*



*Figure 10. LO-to-RF Feedthrough vs. LO Frequency, LO Output Turned Off*



*Figure 11. LO-to-BB Feedthrough vs. LO Frequency, LO Output Turned Off*



*Figure 12. RF-to-BB Feedthrough vs. RF Frequency*



*Figure 13. Normalized Baseband Frequency Response vs. Baseband Frequency*









## Data Sheet **[ADRF6801](http://www.analog.com/ADRF6801?doc=ADRF6801.pdf)**







*Figure 17. LO Output Return Loss vs. LO Output Frequency, LO Output Enabled (1500 MHz to 2300 MHz), Measured through TC1-1-13 Balun*







#### <span id="page-11-0"></span>**SYNTHESIZER/PLL**



 $V_s = 5$  V. See th[e Register Structure](#page-13-6) section for recommended settings used. External loop filter bandwidths of ~130 kHz and 2.5 kHz used (see plots within this section for annotations),  $f_{REF} = f_{PFD} = 26 \text{ MHz}$ , measured at BB output,  $f_{BB} = 50 \text{ MHz}$ , unless otherwise noted.

*Figure 21. Phase Noise vs. Offset Frequency, f<sub>LO</sub> = 900 MHz, Shown for Loop Filter Bandwidths of 2.5 kHz and 130 kHz*



*Figure 22. PLL Reference Spurs vs. LO Frequency, Using Loop Filter Bandwidth of 130 kHz*



*Figure 23. PLL Reference Spurs vs. LO Frequency, Using Loop Filter Bandwidth of 130 kHz*



*Figure 24. Integrated Phase Noise vs. LO Frequency (Spurs Omitted), Using Loop Filter Bandwidth of 130 kHz*



*Figure 25. Phase Noise vs. LO Frequency (1 kHz, 10 kHz, and 5 MHz Offsets), Shown for Loop Filter Bandwidths of 2.5 kHz and 130 kHz*



*Figure 26. Phase Noise vs. LO Frequency (100 kHz and 1 MHz Offsets), Shown for Loop Filter Bandwidths of 2.5 kHz and 130 kHz*

### <span id="page-12-0"></span>**COMPLEMENTARY CUMULATIVE DISTRIBUTION FUNCTIONS (CCDF)**

 $V_s = 5 V$ ,  $f_{LO} = 900 MHz$ ,  $f_{BB} = 4.5 MHz$ .





### <span id="page-13-0"></span>CIRCUIT DESCRIPTION

The ADRF6801 integrates a high performance IQ demodulator with a state-of-the-art fractional-N PLL. The PLL also integrates a low noise VCO. The SPI port allows the user to control the fractional-N PLL functions, the demodulator LO divider functions, and optimization functions, as well as allowing for an externally applied LO.

The ADRF6801 uses a high performance mixer core that results in an exceptional input IP3 and input P1dB, with a very low output noise floor for excellent dynamic range.

### <span id="page-13-1"></span>**LO QUADRATURE DRIVE**

A signal at 2× the desired mixer LO frequency is delivered to a divide-by-2 quadrature phase splitter followed by limiting amplifiers which then drive the I and Q mixers, respectively.

### <span id="page-13-2"></span>**V-TO-I CONVERTER**

The RF input signal is applied to an on-chip balun which then provides both a ground referenced, 50  $\Omega$  single-ended input impedance and a differential voltage output to a V-to-I converter that converts the differential voltages to differential output currents. These currents are then applied to the emitters of the Gilbert cell mixers.

#### <span id="page-13-3"></span>**MIXERS**

The ADRF6801 has two double-balanced mixers: one for the in-phase channel (I channel) and one for the quadrature channel (Q channel). These mixers are based on the Gilbert cell design of four cross-connected transistors. The output currents from the two mixers are summed together in the resistive loads that then feed into the subsequent emitter follower buffers.

#### <span id="page-13-4"></span>**EMITTER FOLLOWER BUFFERS**

The output emitter followers drive the differential I and Q signals off chip. The output impedance is set by on-chip 12  $\Omega$  series resistors that yield a 24  $\Omega$  differential output impedance for each baseband port. The fixed output impedance forms a voltage divider with the load impedance that reduces the effective gain. For example, a 500  $\Omega$  differential load has ~0.5 dB lower effective gain than with a high (10 k $\Omega$ ) differential load impedance.

The common-mode dc output levels of the emitter followers are set from VCCBB via the voltage drop across the mixer load resistors, the  $V_{BE}$  of the output emitter follower, and the voltage drop across the 12  $Ω$  series resistor.

#### <span id="page-13-5"></span>**BIAS CIRCUITRY**

There are several band gap reference circuits and three low dropout regulators (LDOs) in the ADRF6801 that generate the reference currents and voltages used by different sections. The first of the LDOs is the 2.5 V LDO, which is always active and provides the 2.5 V supply rail used by the internal digital logic blocks. The 2.5 V LDO output is connected to DECL2 (Pin 9) for the user to provide external decoupling.

The second LDO is the VCO LDO, which acts as the positive supply rail for the internal VCO. The VCO LDO output is connected to DECL2 (Pin 40) for the user to provide external decoupling. The VCO LDO can be powered down by setting Register 6,  $DB18 = 0$ , which allows the user to save power when not using the VCO.

The third LDO is the 3.3 V LDO, which acts as the 3.3 V positive supply rail for the reference input, phase frequency detector, and charge pump circuitry. The 3.3 V LDO output is connected to DECL3 (Pin 2) for the user to provide external decoupling. The 3.3 V LDO can be powered down by setting Register 6,  $DB19 = 0$ , which allows the user to save power when not using the VCO. The demodulator also has a bias circuit that supplies bias current for the mixer V-to-I stage, which then sets the bias for the mixer core. The demodulator bias cell can also be shut down by setting Register 5, DB7 = 0.

#### <span id="page-13-6"></span>**REGISTER STRUCTURE**

The ADRF6801 provides access to its many programmable features through a 3-wire SPI control interface that is used to program the seven internal registers. The minimum delay and hold times are shown in the timing diagram (see [Figure 2\)](#page-4-1). The SPI provides digital control of the internal PLL/VCO as well as several other features related to the demodulator core, on-chip referencing, and available system monitoring functions. The MUXOUT pin provides a convenient, single-pin monitor output signal that can be used to deliver a PLL lock-detect signal or an internal voltage proportional to the local junction temperature.

Note that internal calibration for the PLL must run when the ADRF6801 is initialized at a given frequency. This calibration is run automatically whenever Register 0, Register 1, or Register 2 is programmed. Because the other registers affect PLL performance, Register 0, Register 1, and Register 2 must always be programmed last. For ease of use, starting the initial programming with Register 6 and then programming the registers in descending order, ending with Register 0, is recommended. Once the PLL and other settings are programmed, the user can change the PLL frequency simply by programming Register 0, Register 1, or Register 2 as necessary.

### Data Sheet **[ADRF6801](http://www.analog.com/ADRF6801?doc=ADRF6801.pdf)**

09576-031

09576-031

|             |             |             |             |             |             |             |             |             |             | <b>DIVIDE</b><br><b>INTEGER DIVIDE RATIO</b><br><b>MODE</b> |             |             |                 |                    |   | <b>CONTROL BITS</b> |             |                 |                 |                 |                        |                         |       |                 |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|-------------|-------------|-----------------|--------------------|---|---------------------|-------------|-----------------|-----------------|-----------------|------------------------|-------------------------|-------|-----------------|
| <b>DB23</b> | <b>DB22</b> | <b>DB21</b> | <b>DB20</b> | <b>DB19</b> | <b>DB18</b> | <b>DB17</b> | <b>DB16</b> | <b>DB15</b> | <b>DB14</b> | <b>DB13</b>   | <b>DB12</b> | <b>DB11</b> |                 | <b>DB10</b>        | DB <sub>9</sub>                                       | DB8                 | DB7         | DB6             | DB <sub>5</sub> | DB4             | DB <sub>3</sub>        | DB <sub>2</sub>         | DB1   | DB <sub>0</sub> |
| 0           | 0           | $\mathbf 0$ | 0           | $\pmb{0}$   | 0           | $\pmb{0}$   | $\mathbf 0$ | 0           | $\mathbf 0$ | $\pmb{0}$   | 0           | 0           |                 | <b>DM</b>          | ID6   | ID <sub>5</sub>     | ID4         | ID <sub>3</sub> | ID <sub>2</sub> | ID <sub>1</sub> | ID <sub>0</sub>        | C3(0)                   | C2(0) | C1(0)           |
|             |             |             |             |             |             |             |             |             |             |   |             |             |                 |                    |   |                     |             |                 |                 |                 |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   |             | <b>DM</b>   |                 | <b>DIVIDE MODE</b> |   |                     |             |                 |                 |                 |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   |             | 0<br>1      |                 | <b>INTEGER</b>     | <b>FRACTIONAL (DEFAULT)</b>                           |                     |             |                 |                 |                 |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   |             |             |                 |                    |   |                     |             |                 |                 |                 |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   |             | ID6         | ID <sub>5</sub> |                    | ID <sub>3</sub><br>ID <sub>4</sub><br>ID <sub>2</sub> |                     |             | ID <sub>1</sub> | ID <sub>0</sub> |                 | <b>DIVIDE RATIO</b>    |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 0           |             | 0               | 1                  | $\mathbf{1}$<br>0                                     |                     |             | 0               | $\mathbf{1}$    |                 | 21 (INTEGER MODE ONLY) |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 0           |             | 0               | 1                  | $\mathbf{1}$<br>0                                     |                     |             | $\mathbf{1}$    | $\mathbf 0$     |                 | 22 (INTEGER MODE ONLY) |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 0           |             | 0               | 1                  | 0<br>1  |                     |             | $\mathbf{1}$    | 1               |                 | 23 (INTEGER MODE ONLY) |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 0           |             | 0               | $\mathbf{1}$       |   | 1                   | $\mathbf 0$ | $\pmb{0}$       | $\mathbf 0$     | 24              |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | $\cdots$    |             |                 | $\cdots$           |   | $\cdots$            | $\cdots$    | $\cdots$        | $\cdots$        | $\cdots$        |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | $\cdots$    |             | $\cdots$        | $\cdots$           |   | $\cdots$            | $\cdots$    | $\cdots$        | $\cdots$        | $\cdots$        |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 0           |             | $\mathbf{1}$    | $\mathbf{1}$       |   | 1                   | 0           | 0               | 0               |                 | 56 (DEFAULT)           |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | $\cdots$    |             |                 | $\cdots$           |   | $\cdots$            | $\cdots$    | $\cdots$        | $\cdots$        | $\cdots$        |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | $\cdots$    |             | $\cdots$        | $\cdots$           |   | $\cdots$            | $\cdots$    | $\cdots$        | $\cdots$        | $\cdots$        |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 1           |             | 1               | 1                  |   | 0                   | 1           | 1               | 1               | 119             |                        |                         |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 1           |             | $\mathbf{1}$    | 1                  |   | 1                   | $\mathbf 0$ | 0               | $\mathbf 0$     |                 |                        | 120 (INTEGER MODE ONLY) |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 1           |             | 1               | 1                  |   | $\mathbf{1}$        | 0           | $\pmb{0}$       | $\mathbf{1}$    |                 |                        | 121 (INTEGER MODE ONLY) |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 1           |             | 1               | $\mathbf{1}$       |   | $\mathbf{1}$        | $\mathbf 0$ | $\mathbf{1}$    | $\mathbf 0$     |                 |                        | 122 (INTEGER MODE ONLY) |       |                 |
|             |             |             |             |             |             |             |             |             |             |   | 1           |             | 1               | 1                  |   | 1                   | $\mathbf 0$ | 1               | 1               |                 |                        | 123 (INTEGER MODE ONLY) |       |                 |

Figure 33. Integer Divide Control Register (R0)

#### <span id="page-14-0"></span>**Register 0—Integer Divide Control**

With R0[2:0] set to 000, the on-chip integer divide control register is programmed as shown in [Figure 33.](#page-14-0) The internal VCO frequency (fvco) equation is

$$
f_{VCO} = f_{PFD} \times (INT + (FRAC/MOD)) \times 2 \tag{1}
$$

where:

*fvco* is the output frequency of the internal VCO.

*INT* is the preset integer divide ratio value (21 to 123 for integer mode, 24 to 119 for fractional mode).

*MOD* is the preset fractional modulus (1 to 2047).

*FRAC* is the preset fractional divider ratio value (0 to MOD − 1).

The integer divide ratio sets the INT value in Equation 1. The INT, FRAC, and MOD values make it possible to generate output frequencies that are spaced by fractions of the PFD frequency.

Note that the demodulator LO frequency is given by  $f_{LO} = f_{VCO}/4$ .

#### **Divide Mode**

Divide mode determines whether fractional mode or integer mode is used. In integer mode, the VCO output frequency, f<sub>VCO</sub>, is calculated by

$$
f_{VCO} = f_{PFD} \times (INT) \times 2 \tag{2}
$$

09576-032

09576-032

09576-033

0576-033

#### **Register 1—Modulus Divide Control**

With R1[2:0] set to 001, the on-chip modulus divide control register is programmed as shown i[n Figure 34.](#page-15-0) The MOD value is the preset fractional modulus ranging from 1 to 2047.



Figure 34. Modulus Divide Control Register (R1)

#### <span id="page-15-0"></span>**Register 2—Fractional Divide Control**

With R2[2:0] set to 010, the on-chip fractional divide control register is programmed as shown in [Figure 35.](#page-15-1) The FRAC value is the preset fractional modulus ranging from 0 to MOD − 1.



| <b>FD10</b> | FD <sub>9</sub>                                   | FD <sub>8</sub>     | FD7      | FD <sub>6</sub> | FD <sub>5</sub> | FD <sub>4</sub> | FD <sub>3</sub> | FD <sub>2</sub> | FD <sub>1</sub> | FD <sub>0</sub> | <b>FRACTIONAL VALUE</b> |
|-------------|---|---------------------|----------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-------------------------|
| 0           | 0   | $\mathbf{0}$        | 0        | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0                       |
| 0           | 0   | 0                   | 0        | 0               | 0               | 0               | 0               | 0               | 0               |                 |                         |
| $\cdots$    |   | $\cdots$            |          |                 |                 |                 |                 |                 |                 | $\cdots$        | $\cdots$                |
| $\cdots$    | $\cdots$  |                     |          |                 | $\cdots$        |                 |                 | $\cdots$        | $\cdots$        | $\cdots$        |                         |
| 0           | 1   | 1                   | 0        | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 768 (DEFAULT)           |
| $\cdots$    | $\cdots$  |                     |          |                 |                 |                 |                 |                 |                 | $\cdots$        |                         |
| $\cdots$    | $\cdots$  | $\cdots$            | $\cdots$ |                 |                 |                 | $\cdots$        | $\cdots$        | $\cdots$        | $\cdots$        |                         |
|             | <b>FRACTIONAL VALUE MUST BE LESS THAN MODULUS</b> | <mod< td=""></mod<> |          |                 |                 |                 |                 |                 |                 |                 |                         |

Figure 35. Fractional Divide Control Register (R2)

#### <span id="page-15-1"></span>**Register 3—Σ-Δ Modulator Dither Control**

With R3[2:0] set to 011, the on-chip  $\Sigma$ - $\Delta$  modulator dither control register is programmed as shown in [Figure 36.](#page-15-2) The dither restart value can be programmed from 0 to 217 to 1, though a value of 1 is typically recommended.



<span id="page-15-2"></span>

#### <span id="page-16-0"></span>*Register 4—Charge Pump, PFD, and Reference Path Control*

With R4[2:0] set to 100, the on-chip charge pump, PFD, and reference path control register is programmed as shown in [Figure 37.](#page-17-0)

The charge pump current is controlled by the base charge pump current (I<sub>CP, BASE</sub>) and the value of the charge pump current multiplier (I<sub>CP, MULT</sub>).

The base charge pump current can be set using an internal or external resistor (according to Bit DB18 of Register 4). When using an external resistor, the value of I<sub>CP, BASE</sub> can be varied according to

$$
R_{SET}[\Omega] = \left[\frac{217.4 \times I_{CP, BASE}}{250}\right] - 37.8
$$

The actual charge pump current can be programmed to be a multiple (1, 2, 3, or 4) of the charge pump base current. The multiplying value ( $I_{CP, MULT}$ ) is equal to 1 plus the value of the DB11 and DB10 bits in Register 4.

The PFD phase offset multiplier ( $\theta_{\text{PPD, OFS}}$ ), which is set by Bit DB16 to Bit DB12 of Register 4, causes the PLL to lock with a nominally fixed phase offset between the PFD reference signal and the divided-down VCO signal. This phase offset is used to linearize the PFD-CP transfer function and can improve fractional spurs. The magnitude of the phase offset is determined by

$$
\Delta\Phi[\text{deg}] = 22.5 \frac{\theta_{\text{PFD, OFS}}}{I_{\text{CP, MULT}}}
$$

Finally, the phase offset can be either positive or negative depending on the value of the DB17 bit in Register 4.

The reference frequency applied to the PFD can be manipulated using the internal reference path source. The external reference frequency applied can be internally scaled in frequency by 2×, 1×, 0.5×, or 0.25×. This allows a broader range of reference frequency selections while keeping the reference frequency applied to the PFD within an acceptable range.

The ADRF6801 also provides a MUXOUT pin that can be programmed to output a selection of several internal signals. The default mode provides a lock-detect output that allows users to verify when the PLL has locked to the target frequency. In addition, several other internal signals can be routed to the MUXOUT pin as described in [Figure 37.](#page-17-0)



<span id="page-17-0"></span>Figure 37. Charge Pump, PFD, and Reference Path Control Register (R4)

#### <span id="page-18-1"></span>**Register 5—LO Path and Demodulator Control**

Register 5 controls whether the LOIP and LOIN pins act as an input or output, whether the divider before the polyphase divider is in divide-by-1 or divide-by-2, and whether the demodulator bias circuitry is enabled as detailed i[n Figure 38.](#page-18-0) 



<span id="page-18-0"></span>Figure 38. LO Path and Demodulator Control Register (R5)

09576-037

#### **Register 6—VCO Control and Enables**

With R6[2:0] set to 110, the VCO control and enables register is programmed as shown i[n Figure 39.](#page-19-0) 

VCO band selection is normally selected based on BANDCAL calibration; however, the VCO band can be selected directly using Register 6. The VCO BS SRC determines whether the BANDCAL calibration determines the optimum VCO tuning band or if the external SPI interface is used to select the VCO tuning band based on the value of the VCO band select.

The VCO amplitude can be controlled through Register 6. The VCO amplitude setting can be controlled between 0 and 31 decimal, with a default value of 24.

The internal VCO can be disabled using Register 6. The internal VCO LDO can be disabled if an external clean 3.0 V supply is available.

The internal charge pump can be disabled through Register 6. Normally, the charge pump is enabled.



<span id="page-19-0"></span>Figure 39. VCO Control and Enables (R6)

### <span id="page-20-0"></span>APPLICATIONS INFORMATION **BASIC CONNECTIONS**

<span id="page-20-1"></span>The basic circuit connections for a typical ADRF6801 application are shown i[n Figure 40.](#page-20-4)

### <span id="page-20-2"></span>**SUPPLY CONNECTIONS**

The ADRF6801 has several supply connections and on-board regulated reference voltages that should be bypassed to ground using low inductance bypass capacitors located in close proximity to the supply and reference pins of the ADRF6801. Specifically Pin 1, Pin 2, Pin 9, Pin 10, Pin 17, Pin 22, Pin 27, Pin 29, Pin 34, and Pin 40 should be bypassed to ground using individual bypass capacitors. Pin 40 is the decoupling pin for the on-board VCO LDO, and for best phase noise performance, several bypass capacitors ranging from 100 pF to 10 µF may help to improve phase noise performance. For additional details on bypassing the supply nodes, see the evaluation board schematic in [Figure 42.](#page-23-1)

#### <span id="page-20-3"></span>**SYNTHESIZER CONNECTIONS**

The ADRF6801 includes an on-board VCO and PLL for LO synthesis. An external reference must be applied for the PLL to operate. A 1 V p-p nominal external reference must be applied to Pin 6 through an ac coupling capacitor. The reference is compared to an internally divided version of the VCO output frequency to create a charge pump error current to control and lock the VCO. The charge pump output current is filtered and converted to a control voltage through the external loop filter that is then applied to the VTUNE pin (Pin 39). ADIsimPLL™ can be a helpful tool when designing the external charge pump loop filter. The typical Kv of the VCO, the charge pump output current magnitude, and PFD frequency should all be considered when designing the loop filter. The charge pump current magnitude can be set internally or with an external RSET resistor connected to Pin 5 and ground, along with the internal digital settings applied to the PLL (see th[e Register 4—Charge Pump, PFD, and Reference](#page-16-0)  [Path Control](#page-16-0) section for more details).



<span id="page-20-4"></span>*Figure 40. Basic Connections*

### <span id="page-21-0"></span>**I/Q OUTPUT CONNECTIONS**

The ADRF6801 has I and Q baseband outputs. Each output stage consists of emitter follower output transistors with a low differential impedance of 24  $\Omega$  and can source up to 12 mA p-p differentially. A Mini-Circuits TCM9-1+ balun is used to transform a single-ended 50  $\Omega$  load impedance into a nominal 450  $\Omega$ differential impedance.

#### <span id="page-21-1"></span>**RF INPUT CONNECTIONS**

The ADRF6801 is to be driven single-ended and can be either dc coupled or ac coupled. There is an on-chip ground referenced balun that converts the applied single-ended signal to a differential signal that is then input to the RF V-to-I converter.

#### <span id="page-21-2"></span>**CHARGE PUMP/VTUNE CONNECTIONS**

The ADRF6801 uses a loop filter to create the VTUNE voltage for the internal VCO. The loop filter in its simplest form is an integrating capacitor. It converts the current mode error signal coming out of the CPOUT pin into a voltage to control the VCO via the VTUNE voltage. The stock filter on the evaluation board has a bandwidth of 130 kHz. The loop filter contains seven components, four capacitors, and three resistors. Changing the values of these components changes the bandwidth of the loop filter. Note that to obtain the approximately 2.5 kHz loop bandwidth, the user can change the values of the following components on the evaluation board to as follows: C14 = 0.1  $\mu$ F, R10 = 68  $\Omega$ , C15 = 4.7  $\mu$ F, R9 = 270  $\Omega$ , C13 = 47 nF, R60 = 0  $\Omega$ , C4 = open.

#### <span id="page-21-3"></span>**LO SELECT INTERFACE**

The ADRF6801 has the option of either monitoring a scaled version of the internally generated LO (LOSEL pin driven high at 3.3 V) or providing an external LO source (LOSEL pin driven low to ground, the LDRV bit in Register 5 set low, and the LXL bit in Register 5 set high). See the [Pin Configuration and Function](#page-6-0)  [Descriptions](#page-6-0) section for full operation details.

#### <span id="page-21-4"></span>**EXTERNAL LO INTERFACE**

The ADRF6801 provides the option to use an external signal source for the LO into the IQ demodulating mixer core. It is important to note that the applied LO signal is divided down by either 2 or 4 depending on the LO path divider bit, LDIV, in Register 5, prior to the actual IQ demodulating mixer core. The divider is determined by the register settings in the LO path and mixer control register (see the [Register 5—LO Path and](#page-18-1)  [Demodulator Control](#page-18-1) section). The LO input pins (Pin 37 and Pin 38) present a broadband differential 50  $\Omega$  input impedance. The LOP and LON input pins must be ac-coupled. This is achieved on the evaluation board via a Mini-Circuits TC1-1-13+ balun with a 1:1 impedance ratio. When not in use, the LOP and LON pins can be left unconnected.

### <span id="page-21-5"></span>**SETTING THE FREQUENCY OF THE PLL**

The frequency of the VCO/PLL, once locked, is governed by the values programmed into the PLL registers, as follows:

 $f_{PLL} = f_{PFD} \times 2 \times (INT + FRAC/MOD)$ 

where:

*fPLL* is the frequency at the VCO when the loop is locked. *fPFD* is the frequency at the input of the phase frequency detector. *INT* is the integer divide ratio programmed into Register 0. *MOD* is the modulus divide ratio programmed into Register 1. *FRAC* is the fractional value programmed into Register 2.

The practical lower limit of the reference input frequency is determined by the combination of the desired f<sub>PLL</sub> and the maximum programmable integer divide ratio of 119 and reference input frequency multiplier of 2. For a maximum  $f_{\text{PLL}}$  of 4600 MHz,

 $f_{REF}$  >  $\sim$   $f_{PLL}$ /(119 × 2 × 2), or 9.7 MHz.

A lock detect signal is available as one of the selectable outputs through the MUXOUT pin, with logic high signifying that the loop is locked.

When the internal VCO is used, the actual LO frequency is

 $f_{LO} = f_{PLL}/4$ 

#### <span id="page-21-6"></span>**REGISTER PROGRAMMING**

Because Register 6 controls the powering of the VCO and charge pump, it must be programmed once before programming the PLL frequency (Register 0, Register 1, and Register 2).

The registers should be programmed starting with the highest register first and then sequentially down to Register 0 last. When Register 0, Register 1, or Register 2 is programmed, an internal VCO calibration is initiated that must execute when the other registers are set. Therefore, the order must be Register 6, Register 5, Register 4, Register 3, Register 2, Register 1, and then Register 0. Whenever Register 0, Register 1, or Register 2 is written to, it initializes the VCO calibration (even if the value in these registers does not change). After the device has been powered up and the registers configured for the desired mode of operation, only Register 0, Register 1, or Register 2 must be programmed to change the LO frequency.

If none of the register values is changing from their defaults, there is no need to program them.

#### <span id="page-22-0"></span>**EVM MEASUREMENTS**

EVM is a measure used to quantify the performance of a digital radio transmitter or receiver. A signal received by a receiver has all constellation points at their ideal locations; however, various imperfections in the implementation (such as magnitude imbalance, noise floor, and phase imbalance) cause the actual constellation points to deviate from their ideal locations.

In general, a demodulator exhibits three distinct EVM limitations vs. received input signal power. As signal power increases, the distortion components increase. At large enough signal levels, where the distortion components due to the harmonic nonlinearities in the device are falling in-band, EVM degrades as signal levels increase. At medium signal levels, where the demodulator behaves in a linear manner and the signal is well above any notable noise contributions, the EVM has a tendency to reach an optimal level determined dominantly by either quadrature accuracy and I/Q gain match of the demodulator or the precision of the test equipment. As signal levels decrease, such that the noise is the major contribution, the EVM performance vs. the signal level exhibits a decibel-for-decibel degradation with decreasing signal level. At lower signal levels, where noise proves to be the dominant limitation, the decibel EVM proves to be directly proportional to the SNR.

The basic test setup to test EVM for the ADRF6801 consisted of an Agilent E4438C, which was used as a signal source. The 900 MHz modulated signal was driven single ended into the RFIN SMA connector of the ADRF6801 evaluation board. The IQ baseband outputs were taken differentially into two [AD8130](http://www.analog.com/AD8130?doc=ADRF6801.pdf) difference amplifiers to convert the differential signals into singleended signals. A Hewlett Packard 89410A VSA was used to sample and calculate the EVM of the signal. The ADRF6801 IQ baseband output pins were presented with a 450  $\Omega$  differential load impedance.

The ADRF6801 shows excellent EVM performance for 16 QAM. [Figure 41](#page-22-1) shows the EVM of the ADRF6801 being better than −40 dB over a RF input range of about +35 dB for the 16 QAM modulated signal at a 10 MHz symbol rate. The pulse shaping filter's roll-off (alpha) was set to 0.35.



<span id="page-22-1"></span>*Figure 41. EVM vs. Input Power, EVM Measurements at*  $f_{RF}$  = 900 MHz; *fIF = 0 MHz (that is, Direct Down Conversion); 16 QAM; Symbol Rate = 10 MHz*

09576-044

### <span id="page-23-0"></span>EVALUATION BOARD LAYOUT AND THERMAL GROUNDING

An evaluation board is available for testing the ADRF6801. The evaluation board schematic is shown i[n Figure 42.](#page-23-1) [Table 5](#page-24-0) provides

the component values and suggestions for modifying the component values for the various modes of operation.



<span id="page-23-1"></span>*Figure 42. Evaluation Board Schematic*

## Data Sheet **[ADRF6801](http://www.analog.com/ADRF6801?doc=ADRF6801.pdf)**

The package for the ADRF6801 features an exposed paddle on the underside that should be well soldered to an exposed opening in the solder mask on the evaluation board[. Figure 43](#page-24-1)  illustrates the dimensions used in the layout of the ADRF6801 footprint on the ADRF6801 evaluation board (1 mil. = 0.0254 mm).

Note the use of nine via holes on the exposed paddle. These ground vias should be connected to all other ground layers on the evaluation board to maximize heat dissipation from the device package. Under these conditions, the thermal impedance of the ADRF6801 was measured to be approximately 30°C/W in still air.



<span id="page-24-1"></span>Figure 43. Evaluation Board Layout Dimensions for the ADRF6801 Package



Figure 45. ADRF6801 Evaluation Board Bottom Layer

<span id="page-24-0"></span>







### <span id="page-27-0"></span>**ADRF6801 SOFTWARE**

The ADRF6801 evaluation board can be controlled from PCs using a USB adapter board, which is also available from Analog Devices, Inc. The USB adapter evaluation documentation and ordering information can be found on th[e EVAL-ADF4XXXZ-USB](http://www.analog.com/EVAL-ADF4xxx?doc=ADRF6801.pdf) product page. The basic user interfaces are shown i[n Figure 46](#page-27-1) and [Figure 47.](#page-28-0)

The software allows the user to configure the ADRF6801 for various modes of operation. The internal synthesizer is controlled by clicking on any of the numeric values listed in **RF Section**.

Attempting to program **Ref Input Frequency**, **PFD Frequency**, **VCO Frequency (2×LO)**, **LO Frequency**, or other values in **RF Section** launches the **Synth Form** window shown i[n Figure 47.](#page-28-0) Using **Synth Form**, the user can specify values for **Local Oscillator Frequency (MHz)** and **External Reference Frequency (MHz)**. The user can also enable the LO output buffer and divider options from this menu. After setting the desired values, it is important to click **Upload all registers** for the new setting to take effect.



<span id="page-27-1"></span>*Figure 46. Evaluation Board Software Main Window*

## Data Sheet **[ADRF6801](http://www.analog.com/ADRF6801?doc=ADRF6801.pdf)**



<span id="page-28-0"></span>*Figure 47. Evaluation Board Software Synth Form Window*

### <span id="page-29-0"></span>CHARACTERIZATION SETUPS

[Figure 48](#page-30-0) t[o Figure 50](#page-32-0) show the general characterization bench setups used extensively for the ADRF6801. The setup shown in [Figure 48](#page-30-0) was used to do the bulk of the testing. An automated Agilent VEE program was used to control the equipment over the IEEE bus. This setup was used to measure gain, input P1dB, output P1dB, input IP2, input IP3, IQ gain mismatch, IQ quadrature accuracy, and supply current. The evaluation board was used to perform the characterization with a Mini-Circuits TCM9-1+ balun on each of the I and Q outputs. When using the TCM9-1+ balun below 5 MHz (the specified 1 dB low frequency corner of the balun), distortion performance degrades; however, this is not the ADRF6801 degrading, merely the low frequency corner of the balun introducing distortion effects. Through this balun, the 9-to-1 impedance transformation effectively presented a 450  $\Omega$ differential load at each of the I and Q channels. The losses of the output baluns were de-embedded from all measurements.

To do phase noise and reference spur measurements, the setup shown in [Figure 50](#page-32-0) was used. Phase noise was measured at the baseband output (I or Q) at a baseband carrier frequency of 50 MHz. The baseband carrier of 50 MHz was chosen to allow phase noise measurements to be taken at frequencies of up to 20 MHz offset from the carrier. The noise figure was measured using the setup shown i[n Figure 49](#page-31-0) at a baseband frequency of 10 MHz.

## Data Sheet **[ADRF6801](http://www.analog.com/ADRF6801?doc=ADRF6801.pdf)**



<span id="page-30-0"></span>*Figure 48. General Characterization Setup*



<span id="page-31-0"></span>*Figure 49. Noise Figure Characterization Setup*

09576-052

09576-052



<span id="page-32-0"></span>*Figure 50. Phase Noise Characterization Setup*

### <span id="page-33-0"></span>OUTLINE DIMENSIONS



#### <span id="page-33-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2011–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09576-0-6/18(A)**



www.analog.com