

ISL6251, ISL6251A

Low Cost Multi-Chemistry Battery Charger Controller

FN9202 Rev 3.00 March 13, 2014

The ISL6251, ISL6251A is a highly integrated battery charger controller for Li-Ion/Li-Ion polymer batteries and NiMH batteries. High efficiency is achieved by a synchronous buck topology and the use of a MOSFET, instead of a diode, for selecting power from the adapter or battery. The low side MOSFET emulates a diode at light loads to improve the light load efficiency and prevent system bus boosting.

The constant output voltage can be selected for 2, 3 and 4 series Li-Ion cells with 0.5% accuracy over-temperature. It can be also programmed between 4.2V+5%/cell and 4.2V-5%/cell to optimize battery capacity. When supplying the load and battery charger simultaneously, the input current limit for the AC adapter is programmable to within 3% accuracy to avoid overloading the AC adapter, and to allow the system to make efficient use of available adapter power for charging. It also has a wide range of programmable charging current. The ISL6251, ISL6251A provides outputs that are used to monitor the current drawn from the AC adapter, and monitor for the presence of an AC adapter. The ISL6251, ISL6251A automatically transitions from regulating current mode to regulating voltage mode.

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL6251HRZ	ISL 6251HRZ	-10 to +100	28 Ld 5x5 QFN	L28.5×5
ISL6251HAZ	ISL 6251HAZ	-10 to +100	24 Ld QSOP	M24.15
ISL6251AHRZ	ISL6251 AHRZ	-10 to +100	28 Ld 5x5 QFN	L28.5×5
ISL6251AHAZ	ISL6251 AHAZ	-10 to +100	24 Ld QSOP	M24.15

NOTES:

- 1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pbfree material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL6251, ISL6251A. For more information on MSL please see techbrief TB363.


Features


- ±0.5% Charge Voltage Accuracy (-10°C to +100°C)
- ±3% Accurate Input Current Limit
- ±3% Accurate Battery Charge Current Limit
- ±25% Accurate Battery Trickle Charge Current Limit (ISL6251A)
- Programmable Charge Current Limit, Adapter Current Limit and Charge Voltage
- Fixed 300kHz PWM Synchronous Buck Controller with Diode **Emulation at Light Load**
- Output for Current Drawn from AC Adapter
- · AC Adapter Present Indicator
- · Fast Input Current Limit Response
- Input Voltage Range 7V to 25V
- Supports 2, 3 and 4 Cells Battery Pack
- Up to 17.64V Battery-Voltage Set Point
- · Thermal Shutdown
- · Support Pulse Charging
- Less than 10µA Battery Leakage Current
- · Charge Any Battery Chemistry: Li-lon, NiCd, NiMH, etc.
- Pb-Free (RoHS Compliant)

Applications

- Notebook, Desknote and Sub-notebook Computers
- · Personal Digital Assistant

Pin Configurations





Absolute Maximum Ratings

DCIN, CSIP, CSON to PGND	0.3V to +28V
CSIP-CSIN, CSOP-CSON	0.3V to +0.3V
PHASE to PGND	7V to 30V
BOOT to PGND	0.3V to +35V
ACLIM, ACPRN, CHLIM, VDD to GND	0.3V to 7V
BOOT-PHASE, VDDP-PGND	0.3V to 7V
ICM, ICOMP, VCOMP to GND	0.3V to VDD+0.3V
VREF, CELLS to GND	0.3V to VDD+0.3V
EN, VADJ, PGND to GND	0.3V to VDD+0.3V
UGATE	PHASE-0.3V to BOOT+0.3V
LGATE	PGND-0.3V to VDDP+0.3V

Thermal Information

Thermal Resistance	θ _{JA} (°C/W)	θ _{JC} (°C/W)
QFN Package (Notes 5, 7)	39	9.5
QSOP Package (Note 6)	88	N/A
Junction Temperature Range	1	0°C to +150°C
Operating Temperature Range		0°C to +100°C
Storage Temperature	6	5°C to +150°C
Pb-Free Reflow Profile		see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES

- 4. When the voltage across ACSET is below OV, the current through ACSET should be limited to less than 1mA.
- 5. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 6. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>IB379</u> for details.
- 7. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 8. BOOT-PHASE voltage is -0.3V to -0.7V during start-up. This is due to a small current (<1mA) that flows from the battery to the PHASE pin and to an internal current sink on the BOOT pin through an internal diode. This does not harm the part.

Electrical Specifications DCIN = CSIP = CSIN = 18V, CSOP = CSON = 12V, ACSET = 1.5V, ACLIM = VREF, VADJ = Floating, EN = VDD = 5V, BOOT-PHASE = 5.0V, GND = PGND = 0V, $C_{VDD} = 1\mu F$, $I_{VDD} = 0mA$, $T_A = -10^{\circ}C$ to $+100^{\circ}C$, $T_J \le 125^{\circ}C$, unless otherwise noted. **Boldface limits apply over the operating temperature range, -10^°C to +100^°C.**

PARAMETER	TEST CONDITIONS	MIN (Note 10)	TYP	MAX (Note 10)	UNITS
SUPPLY AND BIAS REGULATOR					
DCIN Input Voltage Range		7		25	٧
DCIN Quiescent Current	EN = VDD or GND, $7V \le DCIN \le 25V$		1.4	3	mA
Battery Leakage Current (Note 9)	DCIN = 0, no load		3	10	μΑ
VDD Output Voltage/Regulation	$7\text{V} \leq \text{DCIN} \leq 25\text{V}, 0 \leq I_{VDD} \leq 30\text{mA}$	4.925	5.075	5.225	٧
VDD Undervoltage Lockout Trip Point	VDD Rising	4.0	4.4	4.6	٧
	Hysteresis	200	250	400	m۷
Reference Output Voltage VREF	$0 \le I_{VREF} \le 300 \mu A$	2.365	2.39	2.415	٧
Battery Charge Voltage Accuracy	CSON = 16.8V, CELLS = VDD, VADJ = Float	-0.5		0.5	%
	CSON = 12.6V, CELLS = GND, VADJ = Float	-0.5		0.5	%
	CSON = 8.4V, CELLS = Float, VADJ = Float	-0.5		0.5	%
	CSON = 17.64V, CELLS = VDD, VADJ = VREF	-0.5		0.5	%
	CSON = 13.23V, CELLS = GND, VADJ = VREF	-0.5		0.5	%
	CSON = 8.82V, CELLS = Float, VADJ = VREF	-0.5		0.5	%
	CSON = 15.96V, CELLS = VDD, VADJ = GND	-0.5		0.5	%
	CSON = 11.97V, CELLS = GND, VADJ = GND	-0.5		0.5	%
	CSON = 7.98V, CELLS = Float, VADJ = GND	-0.5		0.5	%
TRIP POINTS	1				
ACSET Threshold		1.24	1.26	1.28	٧
ACSET Input Bias Current Hysteresis		2.2	3.4	4.4	μΑ
ACSET Input Bias Current	ACSET ≥ 1.26V	2.2	3.4	4.4	μΑ



Electrical Specifications DCIN = CSIP = CSIN = 18V, CSOP = CSON = 12V, ACSET = 1.5V, ACLIM = VREF, VADJ = Floating, EN = VDD = 5V, BOOT-PHASE = 5.0V, GND = PGND = 0V, $C_{VDD} = 1\mu F$, $I_{VDD} = 0mA$, $T_A = -10 \,^{\circ}C$ to $+100 \,^{\circ}C$, $T_J \le 125 \,^{\circ}C$, unless otherwise noted. **Boldface limits apply over the operating temperature range, -10 \,^{\circ}C to +100 \,^{\circ}C. (Continued)**

PARAMETER	TEST CONDITIONS	MIN (Note 10)	TYP	MAX (Note 10)	UNITS
ACSET Input Bias Current	ACSET < 1.26V	-1	0	1	μA
OSCILLATOR					
Frequency		245	300	355	kHz
PWM Ramp Voltage (Peak-Peak)	CSIP = 18V		1.6		V
	CSIP = 11V		1		V
SYNCHRONOUS BUCK REGULATOR					
Maximum Duty Cycle		97	99	99.6	%
UGATE Pull-Up Resistance	BOOT-PHASE = 5V, 500mA source current		1.8	3.0	Ω
UGATE Source Current	BOOT-PHASE = 5V, BOOT-UGATE = 2.5V		1.0		Α
UGATE Pull-Down Resistance	BOOT-PHASE = 5V, 500mA sink current		1.0	1.8	Ω
UGATE Sink Current	BOOT-PHASE = 5V, UGATE-PHASE = 2.5V		1.8		Α
LGATE Pull-Up Resistance	VDDP-PGND = 5V, 500mA source current		1.8	3.0	Ω
LGATE Source Current	VDDP-PGND = 5V, VDDP-LGATE = 2.5V		1.0		Α
LGATE Pull-DOWN Resistance	VDDP-PGND = 5V, 500mA sink current		1.0	1.8	Ω
LGATE Sink Current	VDDP-PGND = 5V, LGATE = 2.5V		1.8		Α
CHARGING CURRENT SENSING AMPLIFIE	ER .				
Input Common-Mode Range		0		18	٧
Input Offset Voltage	Note 11	-2.5	0	2.5	mV
Input Bias Current at CSOP	0 < CSOP < 18V		0.25	2	μA
Input Bias Current at CSON	0 < CSON < 18V		75	100	μA
CHLIM Input Voltage Range		0		3.6	٧
CSOP to CSON Full-Scale Current Sense	ISL6251: CHLIM = 3.3V	157	165	173	m۷
Voltage	ISL6251A, CHLIM = 3.3V	160	165	170	mV
	ISL6251: CHLIM = 2.0V	95	100	105	mV
	ISL6251A: CHLIM = 2.0V	97	100	103	mV
	ISL6251: CHLIM = 0.2V	5.0	10	15.0	mV
	ISL6251A: CHLIM = 0.2V	7.5	10	12.5	mV
CHLIM Input Bias Current	CHLIM = GND or 3.3V, DCIN = 0V	-1		1	μA
CHLIM Power-Down Mode Threshold Voltage	CHLIM rising	80	88	95	mV
CHLIM Power-Down Mode Hysteresis /oltage		15	25	40	mV
ADAPTER CURRENT SENSING AMPLIFIEF	₹				
Input Common-Mode Range		7		25	٧
Input Offset Voltage	Note 11	-2		2	mV
Input Bias Current at CSIP and CSIN Combined	CSIP = CSIN = 25V		100	130	μΑ
Input Bias Current at CSIN	0 < CSIN < DCIN (Note 11)		0.10	1	μΑ



Electrical Specifications DCIN = CSIP = CSIN = 18V, CSOP = CSON = 12V, ACSET = 1.5V, ACLIM = VREF, VADJ = Floating, EN = VDD = 5V, BOOT-PHASE = 5.0V, GND = PGND = 0V, $C_{VDD} = 1\mu F$, $I_{VDD} = 0mA$, $T_A = -10^{\circ}C$ to $+100^{\circ}C$, $T_J \le 125^{\circ}C$, unless otherwise noted. **Boldface limits apply over** the operating temperature range, -10^ \circ C to +100°C. (Continued)

PARAMETER	TEST CONDITIONS	MIN (Note 10)	TYP	MAX (Note 10)	UNITS
ADAPTER CURRENT LIMIT THRESHOLD					
CSIP to CSIN Full-Scale Current Sense	ACLIM = VREF	97	100	103	mV
Voltage	ACLIM = Float	72	75	78	mV
	ACLIM = GND	47	50	53	mV
ACLIM Input Bias Current	ACLIM = VREF	10	16	20	μΑ
	ACLIM = GND	-20	-16	-10	μΑ
VOLTAGE REGULATION ERROR AMPLIFIER	R				
Error Amplifier Transconductance from CSON to VCOMP	CELLS = VDD		30		μ A /V
CURRENT REGULATION ERROR AMPLIFIE	R	1			
Charging Current Error Amplifier Transconductance			50		μΑ/V
Adapter Current Error Amplifier Transconductance			50		μ A /V
BATTERY CELL SELECTOR					
CELLS Input Voltage for 4 Cell Select		4.3			V
CELLS Input Voltage for 3 Cell Select				2	٧
CELLS Input Voltage for 2 Cell Select		2.1		4.2	V
LOGIC INTERFACE		1			
EN Input Voltage Range		0		VDD	٧
EN Threshold Voltage	Rising	1.030	1.06	1.100	V
	Falling	0.985	1.000	1.025	٧
	Hysteresis	30	60	90	mV
EN Input Bias Current	EN = 2.5V	1.8	2.0	2.2	μΑ
ACPRN Sink Current	ACPRN = 0.4V	3	8	11	mA
ACPRN Leakage Current	ACPRN = 5V	-0.5		0.5	μΑ
ICM Output Accuracy	CSIP - CSIN = 100mV	-3	0	+3	%
(Vicm = 19.9 x (Vcsip-Vcsin))	CSIP - CSIN = 75mV	-4	0	+4	%
	CSIP - CSIN = 50mV	-5	0	+5	%
Thermal Shutdown Temperature			150		°C
Thermal Shutdown Temperature Hysteresis			25		°C

NOTES:

- 9. This is the sum of currents in these pins (CSIP, CSIN, BOOT, UGATE, PHASE, CSOP, CSON) all tied to 16.8V. No current in pins EN, ACSET, VADJ, CELLS, ACLIM, CHLIM.
- 10. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 11. Limits established by characterization and are not production tested.



Typical Operating Performance

DCIN = 20V, 4S2P Li-Battery, $\rm T_{A}$ = 25 $^{\circ}$ C, unless otherwise noted.




FIGURE 1. VDD LOAD REGULATION




FIGURE 2. VREF LOAD REGULATION




FIGURE 3. ICM ACCURACY vs AC ADAPTER CURRENT




FIGURE 4. SYSTEM EFFICIENCY vs CHARGE CURRENT




FIGURE 5. LOAD TRANSIENT RESPONSE




FIGURE 6. CHARGE ENABLE AND SHUTDOWN

Typical Operating Performance

DCIN = 20V, 4S2P Li-Battery, T_A = 25 $^{\circ}$ C, unless otherwise noted. (Continued)




FIGURE 7. BATTERY INSERTION AND REMOVAL




FIGURE 8. SWITCHING WAVEFORMS AT DIODE EMULATION




FIGURE 9. SWITCHING WAVEFORMS IN CC MODE




FIGURE 10. TRICKLE TO FULL-SCALE CHARGING

Page 7 of 20

Functional Pin Descriptions

BOOT

Connect BOOT to a 0.1µF ceramic capacitor to PHASE pin and connect to the cathode of the bootstrap schottky diode.

UGATE

UGATE is the high side MOSFET gate drive output.

LGATE

LGATE is the low side MOSFET gate drive output; swing between OV and VDDP.

PHASE

The Phase connection pin connects to the high side MOSFET source, output inductor, and low side MOSFET drain.

CSOP/CSON

CSOP/CSON is the battery charging current sensing positive/negative input. The differential voltage across CSOP and CSON is used to sense the battery charging current, and is compared with the charging current limit threshold to regulate the charging current. The CSON pin is also used as the battery feedback voltage to perform voltage regulation.

CSIP/CSIN

CSIP/CSIN is the AC adapter current sensing positive/negative input. The differential voltage across CSIP and CSIN is used to sense the AC adapter current, and is compared with the AC adapter current limit to regulate the AC adapter current.

GND

GND is an analog ground.

DCIN

The DCIN pin is the input of the internal 5V LDO. Connect it to the AC adapter output. Connect a $0.1\mu F$ ceramic capacitor from DCIN to PGND.

ACSET

ACSET is an AC adapter detection input. Connect to a resistor divider from the AC adapter output.

ACPRN

Open-drain output signals AC adapter is present. ACPRN pulls low when ACSET is higher than 1.26V; and pulled high when ACSET is lower than 1.26V.

EN

EN is the Charge Enable input. Connecting EN to high enables the charge control function, connecting EN to low disables charging functions. Use with a thermistor to detect a hot battery and suspend charging.

ICM

ICM is the adapter current output. The output of this pin produces a voltage proportional to the adapter current.

PGND

PGND is the power ground. Connect PGND to the source of the low side MOSFET for the low side MOSFET gate driver.

VDD

VDD is an internal LDO output to supply IC analog circuit. Connect a $1\mu\text{F}$ ceramic capacitor to ground.

VDDP

VDDP is the supply voltage for the low-side MOSFET gate driver. Connect a 4.7 Ω resistor to VDD and a 1 μF ceramic capacitor to power ground.

ICOMP

ICOMP is a current loop error amplifier output.

VCOMP

VCOMP is a voltage loop amplifier output.

CELLS

This pin is used to select the battery voltage. CELLS = VDD for a 4S battery pack, CELLS = GND for a 3S battery pack, CELLS = Float for a 2S battery pack.

VADJ

VADJ adjusts battery regulation voltage. VADJ = VREF for 4.2V+5%/cell; VADJ = Floating for 4.2V/cell; VADJ = GND for 4.2V-5%/cell. Connect to a resistor divider to program the desired battery cell voltage between 4.2V-5% and 4.2V+5%.

CHLIM

CHLIM is the battery charge current limit set pin. CHLIM input voltage range is 0.1V to 3.6V. When CHLIM = 3.3V, the set point for CSOP-CSON is 165mV. The charger shuts down if CHLIM is forced below 88mV.

ACLIM

ACLIM is the adapter current limit set pin. ACLIM = VREF for 100mV, ACLIM = Floating for 75mV, and ACLIM = GND for 50mV. Connect a resistor divider to program the adapter current limit threshold between 50mV and 100mV.

VREF

VREF is a 2.39V reference output pin. It is internally compensated. Do not connect a decoupling capacitor.






FIGURE 11. FUNCTIONAL BLOCK DIAGRAM




FIGURE 12. ISL6251, ISL6251A TYPICAL APPLICATION CIRCUIT WITH FIXED CHARGING PARAMETERS




FIGURE 13. ISL6251, ISL6251A TYPICAL APPLICATION CIRCUIT WITH MICRO-CONTROLLER

Theory of Operation

Introduction

The ISL6251, ISL6251A includes all of the functions necessary to charge 2 to 4 cell Li-Ion and Li-polymer batteries. A high efficiency synchronous buck converter is used to control the charging voltage and charging current up to 10A. The ISL6251, ISL6251A has input current limiting and analog inputs for setting the charge current and charge voltage; CHLIM inputs are used to control charge current and VADJ inputs are used to control charge voltage.

The ISL6251, ISL6251A charges the battery with constant charge current, set by the CHLIM input, until the battery voltage rises up to a programmed charge voltage set by VADJ input; then the charger begins to operate at a constant voltage charge mode.

The EN input allows shutdown of the charger through a command from a micro-controller. It also uses EN to safely shutdown the charger when the battery is in extremely hot conditions. The amount of adapter current is reported on the ICM output. Figure 11 shows the IC functional block diagram.

The synchronous buck converter uses external N-channel MOSFETs to convert the input voltage to the required charging current and charging voltage. Figure 12 shows the ISL6251, ISL6251A typical application circuit with charging current and charging voltage fixed at specific values. The typical application circuit shown in Figure 13 shows the ISL6251, ISL6251A typical application circuit, which uses a micro-controller to adjust the charging current set by CHLIM input. The voltage at CHLIM and the value of R1 sets the charging current. The DC/DC converter generates the control signals to drive two external N-channel MOSFETs to regulate the voltage and current set by the ACLIM, CHLIM, VADJ and CELLS inputs.

The ISL6251, ISL6251A features a voltage regulation loop (VCOMP) and two current regulation loops (ICOMP). The VCOMP voltage regulation loop monitors CSON to ensure that its voltage never exceeds the voltage and regulates the battery charge voltage set by VADJ. The ICOMP current regulation loops regulate the battery charging current delivered to the battery to ensure that it never exceeds the charging current limit set by CHLIM; and the ICOMP current regulation loops also regulate the input current drawn from the AC adapter to ensure that it never exceeds the input current limit set by ACLIM, and to prevent a system crash and AC adapter overload.

PWM Control

The ISL6251, ISL6251A employs a fixed frequency PWM current mode control architecture with a feed forward function. The feed-forward function maintains a constant modulator gain of 11 to achieve fast line regulation as the buck input voltage changes. When the battery charge voltage approaches the input voltage, the DC/DC converter operates in dropout mode, where there is a timer to prevent the frequency from dropping into the audible frequency range. It can achieve a duty cycle of up to 99.6%.

To prevent boosting of the system bus voltage, the battery charger operates in standard-buck mode when CSOP-CSON drops below 4.25mV. Once in standard-buck mode, hysteresis

does not allow synchronous operation of the DC/DC converter until CSOP-CSON rises above 12.5mV.

An adaptive gate drive scheme is used to control the dead time between two switches. The dead time control circuit monitors the LGATE output and prevents the upper side MOSFET from turning on until LGATE is fully off, preventing cross-conduction and shoot-through. In order for the dead time circuit to work properly, there must be a low resistance, low inductance path from the LGATE driver to MOSFET gate, and from the source of MOSFET to PGND. The external Schottky diode is between the VDDP pin and BOOT pin to keep the bootstrap capacitor charged.

Setting the Battery Regulation Voltage

The ISL6251, ISL6251A uses a high-accuracy trimmed band-gap voltage reference to regulate the battery charging voltage. The VADJ input adjusts the charger output voltage, and the VADJ control voltage can vary from 0 to VREF, providing a 10% adjustment range (from 4.2V -5% to 4.2V +5%) on CSON regulation voltage. An overall voltage accuracy of better than 0.5% is achieved.

The per-cell battery termination voltage is a function of the battery chemistry. Consult the battery manufacturers to determine this voltage.

- Float VADJ to set the battery voltage V_{CSON} = 4.2V × number of the cells.
- Connect VADJ to VREF to set 4.41V × number of cells,
- Connect VADJ to ground to set 3.99V × number of the cells.

So, the maximum battery voltage of 17.6V can be achieved. Note that other battery charge voltages can be set by connecting a resistor divider from VREF to ground. The resistor divider should be sized to draw no more than 100 μ A from VREF; or connect a low impedance voltage source like the D/A converter in the micro-controller. The programmed battery voltage per cell can be determined by Equation 1:

$$V_{CELL} = 0.175 V_{VADJ} + 3.99 V$$
 (EQ. 1)

An external resistor divider from VREF sets the voltage at VADJ according to Equation 2:

$$V_{VADJ} = VREF \times \frac{R_{bot_VADJ} / / 514k}{R_{top_VADJ} / / 514k + R_{bot_VADJ} / / 514k}$$
 (EQ. 2)

where R_{bot_VADJ} and R_{top_VADJ} are external resistors at VADJ. To minimize accuracy loss due to interaction with VADJ's internal resistor divider, ensure the AC resistance looking back into the external resistor divider is less than 25k.

Connect CELLS as shown in Table 1 to charge 2, 3 or 4 Li+ cells. When charging other cell chemistries, use CELLS to select an output voltage range for the charger. The internal error amplifier gm1 maintains voltage regulation. The voltage error amplifier is compensated at VCOMP. The component values shown in Figure 12 provide suitable performance for most applications. Individual compensation of the voltage regulation and current-regulation loops allows for optimal compensation.



TABLE 1. CELL NUMBER PROGRAMMING

CELLS	CELL NUMBER
VDD	4
GND	3
Float	2

Setting the Battery Charge Current Limit

The CHLIM input sets the maximum charging current. The current set by the current sense-resistor connects between CSOP and CSON. The full-scale differential voltage between CSOP and CSON is 165mV for CHLIM = 3.3V, so the maximum charging current is 4.125A for a 40m Ω sensing resistor. Other battery charge current-sense threshold values can be set by connecting a resistor divider from VREF or 3.3V to ground, or by connecting a low impedance voltage source like a D/A converter in the micro-controller. Unlike VADJ and ACLIM, CHLIM does not have an internal resistor divider network. The charge current limit threshold is given by Equation 3:

$$I_{CHG} = \frac{165mV}{R_1} \frac{V_{CHLIM}}{3.3V}$$
 (EQ. 3)

To set the trickle charge current for the dumb charger, a resistor in series with a switch Q3 (Figure 12) controlled by the microcontroller is connected from CHLIM pin to ground. The trickle charge current is determined by Equation 4:

$$I_{CHG} = \frac{165mV}{R_1} \frac{V_{CHLIM,trickle}}{3.3V}$$
 (EQ. 4)

When the CHLIM voltage is below 88mV (typical), it will disable the battery charger. When choosing the current sensing resistor, note that the voltage drop across the sensing resistor causes further power dissipation, reducing efficiency. However, adjusting CHLIM voltage to reduce the voltage across the current sense resistor R1 will degrade accuracy due to the smaller signal to the input of the current sense amplifier. There is a trade-off between accuracy and power dissipation. A low pass filter is recommended to eliminate switching noise. Connect the resistor to the CSOP pin instead of the CSON pin, as the CSOP pin has lower bias current and less influence on current-sense accuracy and voltage regulation accuracy.

Setting the Input Current Limit

The total input current from an AC adapter, or other DC source, is a function of the system supply current and the battery-charging current. The input current regulator limits the input current by reducing the charging current, when the input current exceeds the input current limit set point. System current normally fluctuates as portions of the system are powered up or down. Without input current regulation, the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using the input current limiter, the current capability of the AC adapter can be lowered, reducing system cost.

The ISL6251, ISL6251A limits the battery charge current when the input current-limit threshold is exceeded, ensuring the battery charger does not load down the AC adapter voltage. This constant input current regulation allows the adapter to fully power the system and prevent the AC adapter from overloading and crashing the system bus.

An internal amplifier gm3 compares the voltage between CSIP and CSIN to the input current limit threshold voltage set by ACLIM. Connect ACLIM to REF, Float and GND for the full-scale input current limit threshold voltage of 100mV, 75mV and 50mV, respectively, or use a resistor divider from VREF to ground to set the input current limit as shown in Equation 5:

$$I_{INPUT} = \frac{1}{R_2} \left(\frac{0.05}{VREF} V_{ACLIM} + 0.050 \right)$$
 (EQ. 5)

An external resistor divider from VREF sets the voltage at ACLIM according to Equation 6:

$$V_{ACLIM} = VREF \times \frac{R_{bot_ACLIM} // 152k}{R_{top_ACLIM} // 152k + R_{bot_ACLIM} // 152k}$$
 (EQ. 6)

where R_{bot_ACLIM} and R_{top_ACLIM} are external resistors at ACLIM. To minimize accuracy loss due to interaction with ACLIM's internal resistor divider, ensure the AC resistance looking back into the external resistor divider is less than 25k.

When choosing the current sense resistor, note that the voltage drop across this resistor causes further power dissipation, reducing efficiency. The AC adapter current sense accuracy is very important. Use a 1% tolerance current-sense resistor. The highest accuracy of $\pm 3\%$ is achieved with 100mV current-sense threshold voltage for ACLIM = VREF, but it has the highest power dissipation. For example, it has 400mW power dissipation for rated 4A AC adapter and 1W sensing resistor may have to be used. $\pm 4\%$ and $\pm 6\%$ accuracy can be achieved with 75mV and 50mV current-sense threshold voltage for ACLIM = Floating and ACLIM = GND, respectively.

A low pass filter is suggested to eliminate the switching noise. Connect the resistor to CSIN pin instead of CSIP pin because CSIN pin has lower bias current and less influence on the current-sense accuracy.

AC Adapter Detection

Connect the AC adapter voltage through a resistor divider to ACSET to detect when AC power is available, as shown in Figure 12. ACPRN is an open-drain output and is high when ACSET is less than $V_{th,rise}$, and active low when ACSET is above $V_{th,fall}.\ V_{th,rise}$ and $V_{th,fall}$ are given by Equations 7 and 8:

$$V_{th,rise} = \left(\frac{R_8}{R_9} + 1\right) \bullet V_{ACSET}$$
 (EQ. 7)

$$V_{th,fall} = \left(\frac{R_8}{R_9} + 1\right) \bullet V_{ACSET} - I_{hys}R_8$$
 (EQ. 8)

Where I_{hys} is the ACSET input bias current hysteresis and V_{ACSET} = 1.24V (min), 1.26V (typ) and 1.28V (max). The hysteresis is $I_{hys}R_8$, where $I_{hys}=2.2\mu A$ (min), 3.4 μA (typ) and 4.4 μA (max).

Current Measurement

Use ICM to monitor the input current being sensed across CSIP and CSIN. The output voltage range is 0 to 2.5V. The voltage of



ICM is proportional to the voltage drop across CSIP and CSIN, and is given by Equation 9:

$$ICM = 19.9 \bullet I_{INPLIT} \bullet R_2 \tag{EQ. 9}$$

where $I_{\mbox{INPUT}}$ is the DC current drawn from the AC adapter. ICM has $\pm 3\%$ accuracy.

A low pass filter connected to ICM output is used to filter the switching noise.

LDO Regulator

VDD provides a 5.075V supply voltage from the internal LDO regulator from DCIN and can deliver up to 30mA of current. The MOSFET drivers are powered by VDDP, which must be connected to VDDP as shown in Figure 12. VDDP connects to VDD through an external resistor. Bypass VDDP and VDD with a $1\mu F$ capacitor.

Shutdown

The ISL6251, ISL6251A features a low-power shutdown mode. Driving EN low shuts down the charger. In shutdown, the DC/DC converter is disabled, and VCOMP and ICOMP are pulled to ground. The ICM, ACPRN outputs continue to function.

EN can be driven by a thermistor to allow automatic shutdown when the battery pack is hot. Often a NTC thermistor is included inside the battery pack to measure its temperature. When connected to the charger, the thermistor forms a voltage divider with a resistive pull-up to the VREF. The threshold voltage of EN is 1.06V with 60mV hysteresis. The thermistor can be selected to have a resistance vs temperature characteristic that abruptly decreases above a critical temperature. This arrangement automatically shuts down the charger when the battery pack is above a critical temperature.

Another method for inhibiting charging is to force CHLIM below 88mV (typ).

Short Circuit Protection and OV Battery Charging

Since the battery charger will regulate the charge current to the limit set by CHLIM, it automatically has short circuit protection and is able to provide the charge current to wake up an extremely discharged battery.

Over-Temperature Protection

If the die temp exceeds +150°C, it stops charging. Once the die temp drops below +125°C, charging will start up again.

Application Information

The following battery charger design refers to the typical application circuit in Figure 12, where typical battery configuration of 4S2P is used. This section describes how to select the external components including the inductor, input and output capacitors, switching MOSFETs, and current sensing resistors.

Inductor Selection

The inductor selection has trade-offs between cost, size and efficiency. For example, the lower the inductance, the smaller the

size, but ripple current is higher. This also results in higher AC losses in the magnetic core and the windings, which decrease the system efficiency. On the other hand, the higher inductance results in lower ripple current and smaller output filter capacitors, but it has higher DCR (DC resistance of the inductor) loss, and has slower transient response. So, the practical inductor design is based on the inductor ripple current being $\pm (15\text{-}20)\%$ of the maximum operating DC current at maximum input voltage. The required inductance can be calculated from Equation 10:

$$L = \frac{V_{IN,MAX} - V_{BAT}}{\Delta I_L} \frac{V_{BAT}}{V_{IN,MAX} f_s}$$
 (EQ. 10)

Where $V_{IN,MAX}$, V_{BAT} , and f_s are the maximum input voltage, battery voltage and switching frequency, respectively. The inductor ripple current ΔI is found from Equation 11:

$$\Delta I_L = 30\% \cdot I_{BAT,MAX} \tag{EQ. 11}$$

where the maximum peak-to-peak ripple current is 30% of the maximum charge current is used.

For $V_{IN,MAX}$ = 19V, V_{BAT} = 16.8V, $I_{BAT,MAX}$ = 2.6A, and f_s = 300kHz, the calculated inductance is 8.3 μ H. Choosing the closest standard value gives L = 10 μ H. Ferrite cores are often the best choice since they are optimized at 300kHz to 600kHz operation with low core loss. The core must be large enough not to saturate at the peak inductor current I_{Peak} :

$$I_{Peak} = I_{BAT,MAX} + \frac{1}{2} \Delta I_L$$
 (EQ. 12)

Output Capacitor Selection

The output capacitor in parallel with the battery is used to absorb the high frequency switching ripple current and smooth the output voltage. The RMS value of the output ripple current I_{rms} is given by Equation 13:

$$I_{RMS} = \frac{V_{IN,MAX}}{\sqrt{12} L f_s} D \left(1 - D \right)$$
 (EQ. 13)

where the duty cycle D is the ratio of the output voltage (battery voltage) over the input voltage for continuous conduction mode which is typical operation for the battery charger. During the battery charge period, the output voltage varies from its initial battery voltage to the rated battery voltage. So, the duty cycle change can be in the range of between 0.53 and 0.88 for the minimum battery voltage of 10V (2.5V/CeII) and the maximum battery voltage of 16.8V.

For $V_{IN,MAX}$ = 19V, VBAT = 16.8V, L = 10 μ H, and f_S = 300kHz, the maximum RMS current is 0.19A. A typical 10F ceramic capacitor is a good choice to absorb this current and also has very small size. The tantalum capacitor has a known failure mechanism when subjected to high surge current.

EMI considerations usually make it desirable to minimize ripple current in the battery leads. Beads may be added in series with the battery pack to increase the battery impedance at 300kHz switching frequency. Switching ripple current splits between the battery and the output capacitor depending on the ESR of the output capacitor and battery impedance. If the ESR of the output



capacitor is 10m Ω and battery impedance is raised to 2 Ω with a bead, then only 0.5% of the ripple current will flow in the battery.

MOSFET Selection

The Notebook battery charger synchronous buck converter has the input voltage from the AC adapter output. The maximum AC adapter output voltage does not exceed 25V. Therefore, 30V logic MOSFET should be used.

The high side MOSFET must be able to dissipate the conduction losses plus the switching losses. For the battery charger application, the input voltage of the synchronous buck converter is equal to the AC adapter output voltage, which is relatively constant. The maximum efficiency is achieved by selecting a high side MOSFET that has the conduction losses equal to the switching losses. Ensure that ISL6251, ISL6251A LGATE gate driver can supply sufficient gate current to prevent it from conduction, which is due to the injected current into the drain-tosource parasitic capacitor (Miller capacitor Cgd), and caused by the voltage rising rate at phase node at the time instant of the high-side MOSFET turning on; otherwise, cross-conduction problems may occur. Reasonably slowing turn-on speed of the high-side MOSFET by connecting a resistor between the BOOT pin and gate drive supply source, and the high sink current capability of the low-side MOSFET gate driver help reduce the possibility of cross-conduction.

For the high-side MOSFET, the worst-case conduction losses occur at the minimum input voltage:

$$P_{Q1,Conduction} = \frac{V_{OUT}}{V_{IN}} I_{BAT}^2 R_{DSON}$$
 (EQ. 14)

The optimum efficiency occurs when the switching losses equal the conduction losses. However, it is difficult to calculate the switching losses in the high-side MOSFET since it must allow for difficult-to-quantify factors that influence the turn-on and turn-off times. These factors include the MOSFET internal gate resistance, gate charge, threshold voltage, stray inductance, pull-up and pull-down resistance of the gate driver. The following switching loss calculation provides a rough estimate.

$$P_{Q1,Switching} = \frac{1}{2} V_{IN} I_{LV} f_{S} \frac{Q_{gd}}{I_{g,source}} + \frac{1}{2} V_{IN} I_{LP} f_{S} \frac{Q_{gd}}{I_{g,sink}} + Q_{rr} V_{IN} f_{S}$$
(EQ. 15)

Where Q_{gd} : drain-to-gate charge, Q_{rr} : total reverse recovery charge of the body-diode in low side MOSFET, I_{LV} : inductor valley current, I_{LP} : Inductor peak current, $I_{g,sink}$ and $I_{g,source}$ are the peak gate-drive source/sink current of Q1, respectively.

To achieve low switching losses, it requires low drain-to-gate charge Q_{gd} . Generally, the lower the drain-to-gate charge, the higher the on-resistance. Therefore, there is a trade-off between the on-resistance and drain-to-gate charge. Good MOSFET selection is based on the Figure of Merit (FOM), which is a product of the total gate charge and on-resistance. Usually, the smaller the value of FOM, the higher the efficiency for the same application.

For the low-side MOSFET, the worst-case power dissipation occurs at minimum battery voltage and maximum input voltage:

$$P_{Q2} = \left(1 - \frac{V_{OUT}}{V_{IN}}\right) I_{BAT}^2 R_{DSON}$$
 (EQ. 16)

Choose a low-side MOSFET that has the lowest possible onresistance with a moderate-sized package like the SO-8 and is reasonably priced. The switching losses are not an issue for the low side MOSFET because it operates at zero-voltage-switching.

Choose a Schottky diode in parallel with low-side MOSFET Q2 with a forward voltage drop low enough to prevent the low-side MOSFET Q2 body-diode from turning on during the dead time. This also reduces the power loss in the high-side MOSFET associated with the reverse recovery of the low-side MOSFET Q2 body diode.

As a general rule, select a diode with DC current rating equal to one-third of the load current. One option is to choose a combined MOSFET with the Schottky diode in a single package. The integrated packages may work better in practice because there is less stray inductance due to a short connection. This Schottky diode is optional and may be removed if efficiency loss can be tolerated. In addition, ensure that the required total gate drive current for the selected MOSFETs should be less than 24mA. So, the total gate charge for the high-side and low-side MOSFETs is limited by Equation 17:

$$Q_{GATE} \le \frac{I_{GATE}}{I_{S}}$$
 (EQ. 17)

Where I_{GATE} is the total gate drive current and should be less than 24mA. Substituting I_{GATE} = 24mA and f_s = 300kHz into the above equation yields that the total gate charge should be less than 80nC. Therefore, the ISL6251, ISL6251A easily drives the battery charge current up to 10A.

Input Capacitor Selection

The input capacitor absorbs the ripple current from the synchronous buck converter, which is given by Equation 18:

$$I_{rms} = I_{BAT} \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$
 (EQ. 18)

This RMS ripple current must be smaller than the rated RMS current in the capacitor datasheet. Non-tantalum chemistries (ceramic, aluminum, or OSCON) are preferred due to their resistance to power-up surge currents when the AC adapter is plugged into the battery charger. For Notebook battery charger applications, it is recommend that ceramic capacitors or polymer capacitors from Sanyo be used due to their small size and reasonable cost.

Table 2 shows the component lists for the typical application circuit in Figure 12.

TABLE 2. COMPONENT LIST

PARTS	PART NUMBERS AND MANUFACTURER
C1, C10	10μF/25V ceramic capacitor, Taiyo Yuden TMK325 MJ106MY X5R (3.2x2.5x1.9mm)
C2, C4, C8	0.1μF/50V ceramic capacitor



TABLE 2. COMPONENT LIST (Continued)

PARTS	PART NUMBERS AND MANUFACTURER
C3, C7, C9	1μF/10V ceramic capacitor, Taiyo Yuden LMK212BJ105MG
C5	10nF ceramic capacitor
C 6	6.8nF ceramic capacitor
C11	3300pF ceramic capacitor
D1	30V/3A Schottky diode, EC31QS03L (optional)
D2, D3	100mA/30V Schottky Diode, Central Semiconductor
D4	8A/30V Schottky rectifier, STPS8L30B (optional)
L	10μH/3.8A/26m Ω , Sumida, CDRH104R-100
Q1, Q2	30V/35mΩ, FDS6912A, Fairchild.
Q3	Signal N-channel MOSFET, 2N7002
R1	40mΩ, ±1%, LRC-LR2512-01-R040-F, IRC
R2	20m Ω , ±1%, LRC-LR2010-01-R020-F, IRC
R3	18 Ω, ± 5 %, (0 805)
R4	2.2 Ω, ± 5 %, (0 805)
R5	100k Ω, ±5%, (0805)
R6	10k, ±5%, (0805)
R7	100 Ω, ±5%, (0805)
R8, R11	130k, ±1%, (0805)
R9	10.2k Ω, ± 1% , (0805)
R10	4. 7Ω, ±5%, (0805)
R12	20 kΩ, ± 1 %, (0 8 0 5)
R13	1.87kΩ, ±1%, (0805)

Loop Compensation Design

ISL6251, ISL6251A uses constant frequency current mode control architecture to achieve fast loop transient response. An accurate current sensing resistor in series with the output inductor is used to regulate the charge current, and the sensed current signal is injected into the voltage loop to achieve current mode control to simplify the loop compensation design. The inductor is not considered as a state variable for current mode control and the system becomes single order system. It is much easier to design a compensator to stabilize the voltage loop than voltage mode control. Figure 14 shows the small signal model of the synchronous buck regulator.

PWM Comparator Gain F_m:

The PWM comparator gain F_m for peak current mode control is given by Equation 19:

$$M = \frac{11}{V_{/N}}$$
 (EQ. 19)

Power Stage Transfer Functions

Transfer function F₁(S) from control to output voltage is:

$$F_1(S) = \frac{\hat{v}_o}{\hat{d}} = V_{in} \frac{1 + \frac{S}{\omega_{esr}}}{\frac{S^2}{\omega_o^2} + \frac{S}{\omega_o Q_p} + 1}$$
 (EQ. 20)

Where
$$\omega_{esr} = \frac{1}{R_c C_o}$$
, $Q_p \approx R_o \sqrt{\frac{C_o}{L}}$, $\omega_o = \frac{1}{\sqrt{LC_o}}$

Transfer function $F_2(S)$ from control to inductor current is:

$$F_2(S) = \frac{\hat{i}_L}{\hat{d}} = \frac{V_{in}}{R_o + R_L} \frac{1 + \frac{S}{\omega_z}}{\frac{S^2}{\omega_o^2} + \frac{S}{\omega_o Q_p} + 1}, \text{ where } \omega_z \approx \frac{1}{R_o C_o}.$$

Current loop gain T_i(S) is expressed as shown in Equation 21:

$$T_i(S) = 0.25 R_T F_2(S) M$$
 (EQ. 21)

where R_T is the trans-resistance in current loop. R_T is usually equal to the product of the charging current sensing resistance and the gain of the current sense amplifier, CA2. For ISL6251, ISL6251A, R_T = 20 R_1 .

The voltage gain with open current loop is:

$$T_{V}(S) = KM F_{1}(S) A_{V}(S)$$
 (EQ. 22)

Where $K = \frac{V_{FB}}{V_O}$, V_{FB} is the feedback voltage of the voltage error amplifier. The Voltage loop gain with current loop closed is given by Equation 23:

$$L_V(S) = \frac{T_V(S)}{1 + T_i(S)}$$
 (EQ. 23)

If $T_i(S) >> 1$, then it can be simplified as follows:

$$L_{V}(S) = \frac{4V_{FB}(R_{O} + R_{L})}{V_{O}} \frac{1 + \frac{S}{\omega_{esr}}}{R_{T}} \frac{1 + \frac{S}{\omega_{esr}}}{1 + \frac{S}{\omega_{P}}} A_{V}(S), \ \omega_{P} \approx \frac{1}{R_{O}C_{O}}$$
 (EQ. 24)

From the above equation, it is shown that the system is a single order system, which has a single pole located at ω_p before the half switching frequency. Therefore, simple type II compensator can be easily used to stabilize the system.






FIGURE 14. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK REGULATOR

Figure 15 shows the voltage loop compensator, and its transfer function is expressed as follows:

$$A_{V}(S) = \frac{\hat{v}_{comp}}{\hat{v}_{FB}} = g_{m} \frac{1 + \frac{S}{\omega_{CZ}}}{SC_{1}}$$
 (EQ. 25)

where $\omega_{CZ} = \frac{1}{R_1 C_1}$




FIGURE 15. VOLTAGE LOOP COMPENSATOR

Compensator design goal:

- · High DC gain
- Loop bandwidth $f_{\rm C}$: $\left(\frac{1}{5} \frac{1}{20}\right) f_{\rm S}$
- Gain margin: >10dB
- Phase margin: 40°

The compensator design procedure is as follows:

1. Put compensator zero at:

$$\omega_{CZ} = (1-3)\frac{1}{R_0 C_0}$$
 (EQ. 26)

Put one compensator pole at zero frequency to achieve high DC gain, and put another compensator pole at either ESR zero frequency or half switching frequency, whichever is lower. The loop gain $T_V(S)$ at cross over frequency of f_C has unity gain. Therefore, the compensator resistance R_1 is determined by Equation 27:

$$R_{1} = \frac{8\pi f_{C} V_{O} C_{O} R_{T}}{g_{m} V_{FB}}$$
 (EQ. 27)

where g_m is the trans-conductance of the voltage loop error amplifier. Compensator capacitor C1 is then given by Equation 28:

$$C_1 = \frac{1}{R_1 \omega_{CZ}} \tag{EQ. 28}$$

Example: V_{in} = 19V, V_o = 16.8V, I_o = 2.6A, f_s = 300kHz, C_o = 10µF/10mΩ, L = 10µH, g_m = 250µs, R_T = 0.8Ω, V_{FB} = 2.1V, f_c = 20kHz, then compensator resistance R₁ = 10kΩ. Choose R₁ = 10kΩ. Put the compensator zero at 1.5kHz. The compensator capacitor is C₁ = 6.5nF. Therefore, choose voltage loop compensator: R₁ = 10k, C₁ = 6.5nF.

PCB Layout Considerations

Power and Signal Layers Placement on the PCB

As a general rule, power layers should be close together, either on the top or bottom of the board, with signal layers on the opposite side of the board. As an example, layer arrangement on a 4-layer board is shown below:

- Top Layer: signal lines, or half board for signal lines and the other half board for power lines
- 2. Signal Ground
- 3. Power Layers: Power Ground
- 4. Bottom Layer: Power MOSFET, Inductors and other Power traces

Separate the power voltage and current flowing path from the control and logic level signal path. The controller IC will stay on the signal layer, which is isolated by the signal ground to the power signal traces.

Component Placement

The power MOSFET should be close to the IC so that the gate drive signal, the LGATE, UGATE, PHASE, and BOOT, traces can be short.

Place the components in such a way that the area under the IC has less noise traces with high dv/dt and di/dt, such as gate signals and phase node signals.

Signal Ground and Power Ground Connection.

At minimum, a reasonably large area of copper, which will shield other noise couplings through the IC, should be used as signal ground beneath the IC. The best tie-point between the signal ground and the power ground is at the negative side of the output capacitor on each side, where there is little noise; a noisy trace beneath the IC is not recommended.



GND and VDD Pin

At least one high quality ceramic decoupling cap should be used to cross these two pins. The decoupling cap can be put close to the IC.

LGATE Pin

This is the gate drive signal for the bottom MOSFET of the buck converter. The signal going through this trace has both high dv/dt and high di/dt, and the peak charging and discharging current is very high. These two traces should be short, wide, and away from other traces. There should be no other traces in parallel with these traces on any layer.

PGND Pin

PGND pin should be laid out to the negative side of the relevant output cap with separate traces. The negative side of the output capacitor must be close to the source node of the bottom MOSFET. This trace is the return path of LGATE.

PHASE Pin

This trace should be short, and positioned away from other weak signal traces. This node has a very high dv/dt with a voltage swing from the input voltage to ground. No trace should be in parallel with it. This trace is also the return path for UGATE. Connect this pin to the high-side MOSFET source.

UGATE Pin

This pin has a square shape waveform with high dv/dt. It provides the gate drive current to charge and discharge the top MOSFET with high di/dt. This trace should be wide, short, and away from other traces similar to the LGATE.

BOOT Pin

This pin's di/dt is as high as the UGATE; therefore, this trace should be as short as possible.

CSOP, CSON Pins

The current sense resistor connects to the CSON and the CSOP pins through a low pass filter. The CSON pin is also used as the battery voltage feedback. The traces should be away from the high dv/dt and di/di pins like PHASE, BOOT pins. In general, the current sense resistor should be close to the IC. Other layout arrangements should be adjusted accordingly.

EN Pin

This pin stays high at enable mode and low at idle mode and is relatively robust. Enable signals should refer to the signal ground.

DCIN Pin

This pin connects to AC adapter output voltage, and should be less noise sensitive.

Copper Size for the Phase Node

The capacitance of PHASE should be kept very low to minimize ringing. It would be best to limit the size of the PHASE node copper in strict accordance with the current and thermal management of the application.

Identify the Power and Signal Ground

The input and output capacitors of the converters, the source terminal of the bottom switching MOSFET PGND should connect to the power ground. The other components should connect to signal ground. Signal and power ground are tied together at one point.

Clamping Capacitor for Switching MOSFET

It is recommended that ceramic caps be used closely connected to the drain of the high-side MOSFET, and the source of the low-side MOSFET. This capacitor reduces the noise and the power loss of the MOSFET.

© Copyright Intersil Americas LLC 2005-2014. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com




Package Outline Drawing


L28.5x5


28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/07






TYPICAL RECOMMENDED LAND PATTERN








NOTES:

- Dimensions are in millimeters.
 Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.


Package Outline Drawing

24 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE (QSOP/SSOP) 0.150" WIDE BODY

Rev 3, 2/13



TOP VIEW



- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication
- 3. Package length does not include mold flash, protrusions or gate burrs. Mold
- 4. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature
- 6. Terminal numbers are shown for reference only.
- 7. Lead width does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm (0.004 inch) total in excess of "B" dimension at maximum material condition.
- 8. Controlling dimension: MILLIMETER.

TYPICAL RECOMMENDED LAND PATTERN

1.27

0.41

0.25