RENESAS

RMLV0816BGBG - 4S2

8Mb Advanced LPSRAM (512k word × 16bit)

R10DS0229EJ0201 Rev.2.01 2020.02.20

Description

The RMLV0816BGBG is a family of 8-Mbit static RAMs organized 524,288-word \times 16-bit, fabricated by Renesas's high-performance Advanced LPSRAM technologies. The RMLV0816BGBG has realized higher density, higher performance and low power consumption. The RMLV0816BGBG offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is offered in 48-ball fine pitch ball grid array.

Features


- Single 3V supply: 2.4V to 3.6V
- Access time:
 Power supply voltage from 2.7V to 3.6V: 45ns (max.)
 Power supply voltage from 2.4V to 2.7V: 55ns (max.)
- Current consumption:
 Standby: 0.45µA (typ.)
- Equal access and cycle times
- Common data input and output
 Three state output
- Directly TTL compatible — All inputs and outputs
- Battery backup operation

Part Name Information

Part Name	Power supply	Access time	Temperature Range	Package
	2.7V to 3.6V	45 ns	40 .05%0	40 hall EDCA with 0.75 mm hall with
RMLV0816BGBG-4S2	2.4V to 2.7V	55 ns	-40 ~ +85°C	48-ball FBGA with 0.75mm ball pitch



Pin Arrangement




Pin Description

Pin name	Function
Vcc	Power supply
Vss	Ground
A0 to A18	Address input
DQ0 to DQ15	Data input/output
CS1#	Chip select 1
CS2	Chip select 2
OE#	Output enable
WE#	Write enable
LB#	Lower byte select
UB#	Upper byte select
NC	No connection



Block Diagram



Operation Table

CS1#	CS2	WE#	OE#	UB#	LB#	DQ0 to DQ7	DQ8 to DQ15	Operation
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Standby
Х	L	Х	Х	Х	Х	High-Z	High-Z	Standby
Х	Х	Х	Х	Н	Н	High-Z	High-Z	Standby
L	Н	Н	L	L	L	Dout	Dout	Read
L	Н	Н	L	Н	L	Dout	High-Z	Lower byte read
L	Н	Н	L	L	Н	High-Z	Dout	Upper byte read
L	Н	L	Х	L	L	Din	Din	Write
L	Н	L	Х	Н	L	Din	High-Z	Lower byte write
L	Н	L	Х	L	Н	High-Z	Din	Upper byte write
L	Н	Н	Н	Х	Х	High-Z	High-Z	Output disable

Note 1. H: V_{IH} L:V_{IL} X: V_{IH} \text{ or } V_{IL}



Absolute Maximum Ratings

Parameter	Symbol	Value	unit
Power supply voltage relative to Vss	Vcc	-0.5 to +4.6	V
Terminal voltage on any pin relative to Vss	VT	-0.5 ^{*2} to V _{CC} +0.3 ^{*3}	V
Power dissipation	Ρτ	0.7	W
Operation temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	-65 to +150	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Note 2. -3.0V for pulse \leq 30ns (full width at half maximum)

3. Maximum voltage is +4.6V.

DC Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
Supply voltage	Vcc	2.4	3.0	3.6	V		
	Vss	0	0	0	V		
		2.0	_	Vcc+0.2	V	Vcc=2.4V to 2.7V	
Input high voltage	Vін	2.2	_	Vcc+0.2	V	Vcc=2.7V to 3.6V	
Input low voltage		-0.2	_	0.4	V	Vcc=2.4V to 2.7V	4
	VIL	-0.2	_	0.6	V	Vcc=2.7V to 3.6V	4
Ambient temperature range	Та	-40	_	+85	°C		

Note 4. -3.0V for pulse \leq 30ns (full width at half maximum)

DC Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit		Test conditions		
Input leakage current	L	Ι	-	1	μA	Vin = Vss to Vcc			
Output leakage current	Ilo	_	_	1	μA	CS1# = V _{IH} or CS2 = V _{IL} or OE# = V _{IH} or WE# = V _{IL} or LB# = UB# = V _{IH} , V _{I/O} = V _{SS} to V _{CC}			
Average operating current	lasi	I	20 ^{*5}	25	mA	-	5ns, duty =100%, I _{l/O} = 0mA, / _{IL} , CS2 = V _{IH} , Others = V _{IH} /V _{IL}		
	I _{CC1}	Ι	25 ^{*5}	30	mA	-	5ns, duty =100%, I _{I/O} = 0mA, / _{IL} , CS2 = V _{IH} , Others = V _{IH} /V _{IL}		
	Icc2	-	1.5 ^{*5}	3	mA	CS1# ≤ 0	µs, duty =100%, I⊮o = 0mA, .2V, CS2 ≥ V _{CC} -0.2V, -0.2V, V _{IL} ≤ 0.2V		
Standby current	Isb	-	-	0.3	mA	CS2 = VII	, Others = Vss to Vcc		
Standby current		Ι	0.45 ^{*5}	2	μA	~+25°C	Vin = V _{SS} to V _{CC,} (1) CS2 ≤ 0.2V		
	las :	١	0.6*6	4	μA	~+40°C	or (2) CS1# ≥ V _{CC} -0.2V,		
	I _{SB1}	Ι	-	7	μA	~+70°C	$CS2 \ge V_{CC}-0.2V$		
		-	_	10	μA	~+85°C	(3) LB# = UB# ≥ V _{CC} -0.2V, CS1# ≤ 0.2V, CS2 ≥ V _{CC} -0.2V		
Output high voltage	Vон	2.4	_	_	V	I _{OH} = -1mA Vcc≥2.7V			
	V _{OH2}	2.0	_	_	V	I _{OH} = -0.1	mA		
Output low voltage	Vol	_	_	0.4	V	I _{OL} = 2mA Vcc≥2.7V			
	Vol2	—	-	0.4	V	I _{OL} = 0.1r	nA		

Note 5. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=25°C), and not 100% tested.
Note 6. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=40°C), and not 100% tested.



Capacitance

(Ta =25°C, f =1MHz)

						(, · · ·····=)
Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
Input capacitance	C in	_	_	8	pF	Vin =0V	7
Input / output capacitance	C 1/0	_	_	10	pF	V _{I/O} =0V	7

Note 7. This parameter is sampled and not 100% tested.

AC Characteristics


Test Conditions (Vcc = $2.4V \sim 3.6V$, Ta = $-40 \sim +85^{\circ}C$)

• Input pulse levels:

$$V_{IL} = 0.4V, V_{IH} = 2.4V (Vcc=2.7V \text{ to } 3.6V)$$

$$V_{IL} = 0.4V, V_{IH} = 2.2V (Vcc=2.4V \text{ to } 2.7V)$$

- Input rise and fall time: 5ns
- Input and output timing reference level: 1.4V
- Output load: See figures (Including scope and jig)



Read Cycle

Devenuetor	Currente e l	Vcc=2.7	V to 3.6V	Vcc=2.4	V to 2.7V	Linit	Nata
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Note
Read cycle time	t _{RC}	45	-	55	-	ns	
Address access time	t _{AA}	-	45	_	55	ns	
China calant access times	t _{ACS1}	-	45	_	55	ns	
Chip select access time	t _{ACS2}	-	45	_	55	ns	
Output enable to output valid	t _{OE}	-	22	_	30	ns	
Output hold from address change	t _{он}	10	_	10	_	ns	
LB#, UB# access time	t _{BA}	_	45	_	55	ns	
China calent ta autout in law 7	t _{CLZ1}	10	_	10	_	ns	8,9
Chip select to output in low-Z	t _{CLZ2}	10	_	10	_	ns	8,9
LB#, UB# enable to low-Z	t _{BLZ}	5	_	5	_	ns	8,9
Output enable to output in low-Z	t _{OLZ}	5	_	5	_	ns	8,9
Chin decale at the sutmut in high 7	t _{CHZ1}	0	18	0	20	ns	8,9,10
Chip deselect to output in high-Z	t _{CHZ2}	0	18	0	20	ns	8,9,10
LB#, UB# disable to high-Z	t _{BHZ}	0	18	0	20	ns	8,9,10
Output disable to output in high-Z	t _{OHZ}	0	18	0	20	ns	8,9,10

Note 8. This parameter is sampled and not 100% tested.

9. At any given temperature and voltage condition, t_{CHZ1} max is less than t_{CLZ1} min, t_{CHZ2} max is less than t_{CLZ2} min, t_{BHZ} max is less than t_{BLZ} min, and t_{OHZ} max is less than t_{OLZ} min, for any device.

10. t_{CHZ1}, t_{CHZ2}, t_{BHZ} and t_{OHZ} are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

Write Cycle

Parameter	Symbol	Vcc=2.7	V to 3.6V	Vcc=2.4	V to 2.7V	Unit	Note
Falaillelel	Symbol	Min.	Max.	Min.	Max.	Unit	Note
Write cycle time	twc	45	—	55	Ι	ns	
Address valid to write end	taw	35	—	50	Ι	ns	
Chip select to write end	tcw	35	—	50	Ι	ns	
Write pulse width	twp	35	—	40	Ι	ns	11
LB#,UB# valid to write end	t _{BW}	35	—	50	Ι	ns	
Address setup time to write start	tas	0	—	0	Ι	ns	
Write recovery time from write end	twr	0	_	0	-	ns	
Data to write time overlap	t _{DW}	25	_	25	-	ns	
Data hold from write end	t _{DH}	0	_	0	-	ns	
Output enable from write end	tow	5	_	5	-	ns	12
Output disable to output in high-Z	tонz	0	18	0	20	ns	12,13
Write to output in high-Z	twнz	0	18	0	20	ns	12,13

Note 11. t_{WP} is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active. A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.


12. This parameter is sampled and not 100% tested.

13. t_{OHZ} and t_{WHZ} are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.



Timing Waveforms

Read Cycle




Note 14. t_{CHZ1}, t_{CHZ2}, t_{BHZ} and t_{OHZ} are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

15. This parameter is sampled and not 100% tested

16. At any given temperature and voltage condition, t_{CHZ1} max is less than t_{CLZ1} min, t_{CHZ2} max is less than t_{CLZ2} min, t_{BHZ} max is less than t_{BLZ} min, and t_{OHZ} max is less than t_{OLZ} min, for any device.






Note 17. t_{WP} is the interval between write start and write end.

- 18. t_{OHZ} and t_{WHZ} are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.
- 19. This parameter is sampled and not 100% tested
- 20. During this period, DQ pins are in the output state so input signals must not be applied to the DQ pins.






Note 21. t_{WP} is the interval between write start and write end.

- 22. t_{WHZ} is defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.
- 23. This parameter is sampled and not 100% tested.
- 24. During this period, DQ pins are in the output state so input signals must not be applied to the DQ pins.


Write Cycle (3) (CS1#, CS2 CLOCK)



Note 25. t_{WP} is the interval between write start and write end.



Write Cycle (4) (LB#, UB# CLOCK)



Note 26. t_{WP} is the interval between write start and write end.



Low V _{CC}	Data Retention	Characteristics
---------------------	----------------	-----------------


Parameter	Symbol	Min.	Тур.	Max.	Unit		Test conditions ^{*29}	
V_{cc} for data retention	Vdr	1.5	_	3.6	V	or (3) LB# =	0.2V ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V UB# ≥ Vcc-0.2V, ≤ 0.2V, CS2 ≥ Vcc-0.2V	
	Iccdr	_	0.45 ^{*27}	2	μA	~+25°C	V _{CC} = 3.0V, Vin ≥ 0V, (1) CS2 ≤ 0.2V	
Data retention current		_	0.6 ^{*28}	4	μA	~+40°C	or (2) CS1# ≥ V _{CC} -0.2V, CS2 ≥ V _{CC} -0.2V	
		_	_	7	μA	~+70°C	or (3) LB# = UB# ≥ V _{CC} -0.2V,	
		_	_	10	μA	~+85°C	CS1# ≤ 0.2V, CS2 ≥ V _{CC} -0.2V	
Chip deselect time to data retention	t _{CDR}	0	_	_	ns	Soo roton	tion waveform	
Operation recovery time	t _R	5	—	—	ms	See retention waveform.		

Note 27. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=25°C), and not 100% tested. 28. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=40°C), and not 100% tested.


29. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB# buffer, UB# buffer and DQ buffer. If CS2 controls data retention mode, Vin levels (address, WE#, CS1#, OE#, LB#, UB#, DQ) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ V_{CC}-0.2V or CS2 ≤ 0.2V. The other inputs levels (address, WE#, OE#, LB#, UB#, DQ) can be in the high-impedance state.




Low Vcc Data Retention Timing Waveforms (CS1# controlled)



Low Vcc Data Retention Timing Waveforms (CS2 controlled)



Low Vcc Data Retention Timing Waveforms (LB#,UB# controlled)



RMLV0816BGBG Data Sheet

		Description	
Rev.	Date	Page	Summary
1.00	2014.11.28	—	First Edition issued
2.00	2015.06.26	P.1, 4	Standby current I _{SB1} : 25°С 0.6µА ->0.45µА (typ.), 40°С 2µА ->0.6µА (typ.)
		P.4	Average operating current I _{CC2} : 25°C 2mA ->1.5mA (typ.)
		P.12	Data retention current I _{CCDR} : 25°C 0.6μA ->0.45μA (typ.), 40°C 2μA ->0.6μA (typ.)
2.01	2020.02.20	Last page	Updated the Notice to the latest version

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/