

74LVC1G58

Low-power configurable multiple function gate

Rev. 9 — 7 December 2016

Product data sheet

1. General description

The 74LVC1G58 provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XOR, inverter and buffer. All inputs can be connected to V_{CC} or GND.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

All inputs (A, B and C) are Schmitt trigger inputs. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input/output for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8B/JESD36 (2.7 V to 3.6 V).
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V.
- ± 24 mA output drive ($V_{CC} = 3.0$ V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to $+85$ °C and -40 °C to $+125$ °C.

3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVC1G58GW	−40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363
74LVC1G58GV	−40 °C to +125 °C	TSOP6	plastic surface-mounted package (TSOP6); 6 leads	SOT457
74LVC1G58GM	−40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1.45 × 0.5 mm	SOT886
74LVC1G58GF	−40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 × 1 × 0.5 mm	SOT891
74LVC1G58GN	−40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 0.9 × 1.0 × 0.35 mm	SOT1115
74LVC1G58GS	−40 °C to +125 °C	XSON6	extremely thin small outline package; no leads; 6 terminals; body 1.0 × 1.0 × 0.35 mm	SOT1202


4. Marking

Table 2. Marking

Type number	Marking code ^[1]
74LVC1G58GW	YK
74LVC1G58GV	V58
74LVC1G58GM	YK
74LVC1G58GF	YK
74LVC1G58GN	YK
74LVC1G58GS	YK

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram



6. Pinning information

6.1 Pinning




Fig 2. Pin configuration SOT363 and SOT457




Fig 3. Pin configuration SOT886




Fig 4. Pin configuration SOT891, SOT1115 and SOT1202

6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
B	1	data input
GND	2	ground (0 V)
A	3	data input
Y	4	data output
V _{CC}	5	supply voltage
C	6	data input

7. Functional description

Table 4. Function table^[1]

Inputs			Output
C	B	A	Y
L	L	L	L
L	L	H	H
L	H	L	L
L	H	H	H
H	L	L	H
H	L	H	H
H	H	L	L
H	H	H	L

[1] H = HIGH voltage level; L = LOW voltage level

7.1 Logic configurations

Table 5. Function selection table

Logic function	Figure
2-input NAND	see Figure 5
2-input NAND with both inputs inverted	see Figure 8
2-input AND with inverted input	see Figure 6 and 7
2-input NOR with inverted input	see Figure 6 and 7
2-input OR	see Figure 8
2-input OR with both inputs inverted	see Figure 5
2-input XOR	see Figure 9
Buffer	see Figure 10
Inverter	see Figure 11

The figure shows two logic configurations for the 74LVC1G58 gate. On the left, a 2-input NAND gate is shown with inputs B and C, and output Y. On the right, a 2-input OR gate with both inputs inverted is shown with inputs B and C, and output Y. The gate is represented by a square symbol with pins 1, 2, 3, 4, 5, and 6. Pin 1 is connected to B, pin 2 to C, pin 3 to ground, pin 4 to Y, pin 5 to VCC, and pin 6 to C. The gate is labeled 001aab688.

The figure shows two logic configurations for the 74LVC1G58 gate. On the left, a 2-input AND gate with inverted B input is shown with inputs B and C, and output Y. On the right, a 2-input NOR gate with inverted C input is shown with inputs B and C, and output Y. The gate is represented by a square symbol with pins 1, 2, 3, 4, 5, and 6. Pin 1 is connected to B, pin 2 to C, pin 3 to ground, pin 4 to Y, pin 5 to VCC, and pin 6 to C. The gate is labeled 001aab689.

Fig 5. 2-input NAND gate or 2-input OR with both inputs inverted

Fig 6. 2-input AND gate with inverted B input or 2-input NOR gate with inverted C input

The figure shows two logic configurations for the 74LVC1G58 gate. On the left, a 2-input AND gate with inverted C input is shown with inputs A and C, and output Y. On the right, a 2-input NOR gate with inverted A input is shown with inputs A and C, and output Y. The gate is represented by a square symbol with pins 1, 2, 3, 4, 5, and 6. Pin 1 is connected to A, pin 2 to C, pin 3 to ground, pin 4 to Y, pin 5 to VCC, and pin 6 to C. The gate is labeled 001aab690.

The figure shows two logic configurations for the 74LVC1G58 gate. On the left, a 2-input OR gate is shown with inputs A and C, and output Y. On the right, a 2-input NAND gate with both inputs inverted is shown with inputs A and C, and output Y. The gate is represented by a square symbol with pins 1, 2, 3, 4, 5, and 6. Pin 1 is connected to A, pin 2 to C, pin 3 to ground, pin 4 to Y, pin 5 to VCC, and pin 6 to C. The gate is labeled 001aab691.

Fig 7. 2-input AND gate with inverted C input or 2-input NOR gate with inverted A input

Fig 8. 2-input OR gate or 2-input NAND gate with both inputs inverted

The figure shows a logic configuration for the 74LVC1G58 gate as a 2-input XOR gate. Inputs B and C are connected to pins 1 and 2, respectively. Pin 3 is connected to ground, pin 4 to output Y, pin 5 to VCC, and pin 6 to C. The gate is labeled 001aab692.

The figure shows a logic configuration for the 74LVC1G58 gate as a Buffer. Input A is connected to pins 1 and 2, pin 3 to ground, pin 4 to output Y, pin 5 to VCC, and pin 6 to C. The gate is labeled 001aab693.

Fig 9. 2-input XOR gate

Fig 10. Buffer




Fig 11. Inverter

8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+6.5	V
I_{IK}	input clamping current	$V_I < 0$ V	-50	-	mA
V_I	input voltage	[1]	-0.5	+6.5	V
I_{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0$ V	-	± 50	mA
V_O	output voltage	Active mode [1][2]	-0.5	+6.5	V
		Power-down mode [1][2]	-0.5	+6.5	V
I_O	output current	$V_O = 0$ V to V_{CC}	-	± 50	mA
I_{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40$ °C to +125 °C [3]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] When $V_{CC} = 0$ V (Power-down mode), the output voltage can be 5.5 V in normal operation.

[3] For SC-88 and SC-74 packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K.
For XSON6 packages: above 118 °C the value of P_{tot} derates linearly with 7.8 mW/K.

9. Recommended operating conditions

Table 7. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage		1.65	-	5.5	V
V_I	input voltage		0	-	5.5	V
V_O	output voltage	Active mode	0	-	V_{CC}	V
		Power-down mode; $V_{CC} = 0$ V	0	-	5.5	V
T_{amb}	ambient temperature		-40	-	+125	°C

10. Static characteristics

Table 8. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
T_{amb} = –40 °C to +85 °C						
V _{OL}	LOW-level output voltage	V _I = V _{T+} or V _{T–}				
		I _O = 100 µA; V _{CC} = 1.65 V to 5.5 V	-	-	0.1	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	-	0.45	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	-	0.3	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	-	0.4	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	-	0.55	V
		I _O = 32 mA; V _{CC} = 4.5 V	-	-	0.55	V
V _{OH}	HIGH-level output voltage	V _I = V _{T+} or V _{T–}				
		I _O = –100 µA; V _{CC} = 1.65 V to 5.5 V	V _{CC} – 0.1	-	-	V
		I _O = –4 mA; V _{CC} = 1.65 V	1.2	-	-	V
		I _O = –8 mA; V _{CC} = 2.3 V	1.9	-	-	V
		I _O = –12 mA; V _{CC} = 2.7 V	2.2	-	-	V
		I _O = –24 mA; V _{CC} = 3.0 V	2.3	-	-	V
		I _O = –32 mA; V _{CC} = 4.5 V	3.8	-	-	V
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	±0.1	±1	µA
I _{OFF}	power-off leakage current	V _I or V _O = 5.5 V; V _{CC} = 0 V	-	±0.1	±2	µA
I _{CC}	supply current	V _I = 5.5 V or GND; V _{CC} = 1.65 V to 5.5 V; I _O = 0 A	-	0.1	4	µA
ΔI _{CC}	additional supply current	V _I = V _{CC} – 0.6 V; I _O = 0 A; V _{CC} = 2.3 V to 5.5 V	-	5	500	µA
C _I	input capacitance		-	2.5	-	pF
T_{amb} = –40 °C to +125 °C						
V _{OL}	LOW-level output voltage	V _I = V _{T+} or V _{T–}				
		I _O = 100 µA; V _{CC} = 1.65 V to 5.5 V	-	-	0.1	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	-	0.7	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	-	0.45	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	-	0.6	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	-	0.8	V
		I _O = 32 mA; V _{CC} = 4.5 V	-	-	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{T+} or V _{T–}				
		I _O = –100 µA; V _{CC} = 1.65 V to 5.5 V	V _{CC} – 0.1	-	-	V
		I _O = –4 mA; V _{CC} = 1.65 V	0.95	-	-	V
		I _O = –8 mA; V _{CC} = 2.3 V	1.7	-	-	V
		I _O = –12 mA; V _{CC} = 2.7 V	1.9	-	-	V
		I _O = –24 mA; V _{CC} = 3.0 V	2.0	-	-	V
		I _O = –32 mA; V _{CC} = 4.5 V	3.4	-	-	V
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	±1	µA

Table 8. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
I_{OFF}	power-off leakage current	V_I or $V_O = 5.5$ V; $V_{CC} = 0$ V	-	-	± 2	μ A
I_{CC}	supply current	$V_I = 5.5$ V or GND; $V_{CC} = 1.65$ V to 5.5 V; $I_O = 0$ A	-	-	4	μ A
ΔI_{CC}	additional supply current	$V_I = V_{CC} - 0.6$ V; $I_O = 0$ A; $V_{CC} = 2.3$ V to 5.5 V	-	-	500	μ A

[1] Typical values are measured at maximum V_{CC} and $T_{amb} = 25$ °C.


11. Dynamic characteristics

Table 9. Dynamic characteristicsVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 13](#).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
t_{pd}	propagation delay	A, B, C to Y; see Figure 12 ^[2]						
		$V_{CC} = 1.65$ V to 1.95 V	1.0	6.0	14.4	1.0	18.0	ns
		$V_{CC} = 2.3$ V to 2.7 V	0.5	3.5	8.3	0.5	10.4	ns
		$V_{CC} = 2.7$ V	0.5	4.2	8.5	0.5	10.6	ns
		$V_{CC} = 3.0$ V to 3.6 V	0.5	3.8	6.3	0.5	7.9	ns
		$V_{CC} = 4.5$ V to 5.5 V	0.5	3.0	5.1	0.5	6.4	ns
C_{PD}	power dissipation capacitance	$V_{CC} = 3.3$ V; $V_I = \text{GND to } V_{CC}$ ^[3]	-	20	-	-	-	pF

[1] Typical values are measured at nominal V_{CC} and at $T_{amb} = 25$ °C.[2] t_{pd} is the same as t_{PLH} and t_{PHL} .[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz; f_o = output frequency in MHz; C_L = output load capacitance in pF; V_{CC} = supply voltage in V; N = number of inputs switching; $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

12. Waveforms




Measurement points are given in [Table 10](#).
 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 12. Input A, B, C to output Y propagation delay times

Table 10. Measurement points

Supply voltage	Input	Output
V_{CC}	V_M	V_M
1.65 V to 1.95 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$



Test data is given in [Table 11](#).
Definitions for test circuit:
 R_L = Load resistance.
 C_L = Load capacitance including jig and probe capacitance.
 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.
 V_{EXT} = External voltage for measuring switching times.

Fig 13. Test circuit for measuring switching times

Table 11. Test data

Supply voltage	Input		Load		V_{EXT}
V_{CC}	V_I	$t_r = t_f$	C_L	R_L	t_{PLH}, t_{PHL}
1.65 V to 1.95 V	V_{CC}	≤ 2.0 ns	30 pF	1 k Ω	open
2.3 V to 2.7 V	V_{CC}	≤ 2.0 ns	30 pF	500 Ω	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open
4.5 V to 5.5 V	V_{CC}	≤ 2.5 ns	50 pF	500 Ω	open

13. Transfer characteristics

Table 12. Transfer characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).



Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
V_{T+}	positive-going threshold voltage	see Figure 14 , Figure 15 , Figure 16 and Figure 17						
		$V_{CC} = 1.8$ V	0.70	1.02	1.20	0.67	1.20	V
		$V_{CC} = 2.3$ V	1.11	1.42	1.60	1.08	1.60	V
		$V_{CC} = 3.0$ V	1.50	1.79	2.00	1.47	2.00	V
		$V_{CC} = 4.5$ V	2.16	2.52	2.74	2.13	2.74	V
		$V_{CC} = 5.5$ V	2.61	2.99	3.33	2.58	3.33	V
V_{T-}	negative-going threshold voltage	see Figure 14 , Figure 15 , Figure 16 and Figure 17						
		$V_{CC} = 1.8$ V	0.30	0.53	0.72	0.30	0.75	V
		$V_{CC} = 2.3$ V	0.58	0.77	1.00	0.58	1.03	V
		$V_{CC} = 3.0$ V	0.80	1.04	1.30	0.80	1.33	V
		$V_{CC} = 4.5$ V	1.21	1.55	1.90	1.21	1.93	V
		$V_{CC} = 5.5$ V	1.45	1.86	2.29	1.45	2.32	V

Table 12. Transfer characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
V _H	hysteresis voltage	(V _{T+} - V _{T-}); see Figure 14 , Figure 15 , Figure 16 and Figure 17						
		V _{CC} = 1.8 V	0.30	0.48	0.62	0.23	0.62	V
		V _{CC} = 2.3 V	0.40	0.64	0.80	0.34	0.80	V
		V _{CC} = 3.0 V	0.50	0.75	1.00	0.44	1.00	V
		V _{CC} = 4.5 V	0.71	0.97	1.20	0.65	1.20	V
		V _{CC} = 5.5 V	0.71	1.13	1.40	0.65	1.40	V

[1] Typical values are measured at T_{amb} = 25 °C.

14. Waveforms transfer characteristics






Fig 18. Typical 74LVC1G58 transfer characteristics; $V_{CC} = 3.0$ V

15. Package outline

Plastic surface-mounted package; 6 leads

SOT363




Fig 19. Package outline SOT363 (SC-88)

Plastic surface-mounted package (TSOP6); 6 leads

SOT457




Fig 20. Package outline SOT457 (TSOP6)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1.45 x 0.5 mm

SOT886




Fig 21. Package outline SOT886 (XSON6)

XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body 1 x 1 x 0.5 mm

SOT891




Fig 22. Package outline SOT891 (XSON6)

XSON6: extremely thin small outline package; no leads;
6 terminals; body 0.9 x 1.0 x 0.35 mm

SOT1115




Fig 23. Package outline SOT1115 (XSON6)

XSON6: extremely thin small outline package; no leads;
6 terminals; body 1.0 x 1.0 x 0.35 mm

SOT1202




Fig 24. Package outline SOT1202 (XSON6)

16. Abbreviations

Table 13. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

17. Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G58 v.9	20161207	Product data sheet	-	74LVC1G58 v.8
Modifications:	• Table 8 : The maximum limits for leakage current and supply current have changed.			
74LVC1G58 v.8	20140422	Product data sheet	-	74LVC1G58 v.7
Modifications:	• Package outline drawing of SOT886 (Figure 21) modified.			
74LVC1G58 v.7	20111206	Product data sheet	-	74LVC1G58 v.6
Modifications:	• Legal pages updated.			
74LVC1G58 v.6	20110923	Product data sheet	-	74LVC1G58 v.5
74LVC1G58 v.5	20101015	Product data sheet	-	74LVC1G58 v.4
74LVC1G58 v.4	20090427	Product data sheet	-	74LVC1G58 v.3
74LVC1G58 v.3	20070827	Product data sheet	-	74LVC1G58 v.2
74LVC1G58 v.2	20070222	Product data sheet	-	74LVC1G58 v.1
74LVC1G58 v.1	20040915	Product data sheet	-	-

18. Legal information

18.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nexperia.com>.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

18.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nexperia.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For more information, please visit: <http://www.nexperia.com>

For sales office addresses, please send an email to: salesaddresses@nexperia.com

20. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Marking	2
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	3
7	Functional description	3
7.1	Logic configurations	4
8	Limiting values	5
9	Recommended operating conditions	5
10	Static characteristics	6
11	Dynamic characteristics	7
12	Waveforms	8
13	Transfer characteristics	9
14	Waveforms transfer characteristics	10
15	Package outline	12
16	Abbreviations	18
17	Revision history	18
18	Legal information	19
18.1	Data sheet status	19
18.2	Definitions	19
18.3	Disclaimers	19
18.4	Trademarks	20
19	Contact information	20
20	Contents	21