

# ISL97672B

6-Channel LED Driver with Ultra Low Dimming Capability

FN7995  
Rev.3.00  
Sep 7, 2017

The [ISL97672B](#) is an integrated 6-channel power LED driver for LCD backlight applications. The ISL97672B is capable of driving LEDs with an input from 4.5V to 26.5V and a maximum output up to 45V.

The ISL97672B employs an adaptive boost switching architecture that allows direct PWM dimming with dimming duty cycle as low as 0.007% at 200Hz or 0.8% at 20kHz. PWM Dimming frequency can be as high as 30kHz.

The ISL97672B employs dynamic headroom control that monitors the highest LED forward voltage string for output regulation to minimize headroom voltage and power loss in a typical multi-string operation. Typical current matching between channels is  $\pm 0.7\%$ .

The ISL97672B incorporates extensive protection functions that flag whenever a fault occurs. The protections include string-open and short-circuit detections, OVP, OTP, and an optional output short-circuit protection with external fault disconnect switch.

The ISL97672B is offered in a compact 20 Ld QFN 3x4 package and can operate in ambient temperatures of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

## Related Literature



- For a full list of related documents, visit our website
- [ISL97672B](#) product page

## Features

- 6 x 50mA channels
- 4.5V to 26.5V input
- 45V output maximum
- Adaptive boost switching architecture
- Direct PWM dimming with dimming linearity of 0.007%~100% at 200Hz or 0.8%~100% <20kHz
- Adjustable 200kHz to 1.4MHz switching frequency
- Dynamic headroom control
- Fault protections with latched flag indication
  - String open/short-circuit
  - Overvoltage Protection (OVP)
  - Over-Temperature Protection (OTP)
  - Optional output short-circuit fault protection switch
- Current matching  $\pm 0.7\%$
- 20 Ld 3x4 QFN package

## Applications

- Notebook displays LED backlighting
- LCD monitor LED backlighting
- Multi-function printer scanning light source



# Block Diagram




FIGURE 3. ISL97672B BLOCK DIAGRAM


# Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL97672BIRZ	672B	20 Ld 3x4 QFN	L20.3x4

NOTES:

1. Add “-T” suffix for 6k unit tape and reel option. Refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL97672B](#). For more information on MSL, see [TB363](#).

## Pin Configuration



## Pin Descriptions (I = Input, O = Output, S = Supply)

PIN NAME	PIN #	TYPE	DESCRIPTION
FAULT	1	O	A pull-down current output for external P-channel fault disconnect switch.
VIN	2	S	Input supply voltage for IC. Connect a 0.1μF decoupling capacitor close to this pin.
EN	3	I	IC enable pin. Pull high to enable the IC. If EN is low for longer than 30μs, the IC will be disabled.
VDC	4	S	Internal 5V regulator. Connect a 1μF decoupling capacitor on VDC.
PWM	5	I	PWM input pin for direct PWM dimming control.
/FLAG	6	O	/FLAG is latched low under any fault condition and resets after input power is recycled or part is re-enabled. This pin is an open drain that needs pull-up.
NC	7	I	No connect.
FSW	8	I	Boost switching frequency set pin. Connect a resistor between this pin and ground to set up desired boost switching frequency. See <a href="#">“Switching Frequency” on page 9</a> for resistance calculation.
AGND	9	S	Analog Ground for precision circuits.
CH0, CH1, CH2, CH3, CH4, CH5	10, 11, 12, 13, 14, 15	I	Current source and channel monitoring input for Channel 0, 1, 2, 3, 4, 5. The unused channel inputs should be connected to AGND.
OVP	16	I	Overvoltage protection input. See <a href="#">“OVP and V<sub>OUT</sub>” on page 10</a> .
RSET	17	I	LED DC current set pin. Connect a resistor between this pin and ground to set up maximum LED DC current. See <a href="#">“Maximum DC Current Setting”</a> for resistance calculation.
COMP	18	O	Boost compensation pin. Connect a RC compensation network between this pin and GND to optimize boost stability and transient response.
PGND	19	S	Power ground.
LX	20	O	Boost converter switching node
PAD	-	S	Electrically should be connected to PGND and AGND. For example, use the top plane as PGND and the bottom plane as AGND with vias on the PAD to allow heat dissipation and minimum noise coupling from PGND to AGND operation.

**Absolute Maximum Ratings** ( $T_A = +25^\circ\text{C}$ )

VIN, EN	-0.3V to 28V
FAULT	VIN - 8.5V to VIN + 0.3V
VDC, COMP, RSET, PWM, OVP, FSW	-0.3V to 5.5V
CHO - CH5, LX	-0.3V to 45V
PGND, AGND	-0.3V to 0.3V

NOTE: Voltage ratings are with respect to AGND pin.

**ESD Rating**

Human Body Model (Tested per JESD22-A114E)	3kV
Charged Device Model (Tested per JESD22-C101E)	1kV
Latch-Up (Tested per JESD-78B; Class 2, Level A)	100mA

**Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ ( $^\circ\text{C}/\text{W}$ )	$\theta_{JC}$ ( $^\circ\text{C}/\text{W}$ )
20 Ld QFN Package (Notes 4, 5, 7)	40	4.5
Thermal Characterization (Typical)	$\text{PSI}_{JT}$ ( $^\circ\text{C}/\text{W}$ )	
20 Ld QFN Package (Note 6)	1	
Maximum Continuous Junction Temperature	+125 $^\circ\text{C}$	
Storage Temperature	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$	
Pb-Free Reflow Profile	see <a href="#">TB493</a>	

**Operating Conditions**

Temperature Range	-40 $^\circ\text{C}$ to +85 $^\circ\text{C}$
-------------------	--

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

- $\theta_{JA}$  is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See [TB379](#).
- For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.
- $\text{PSI}_{JT}$  is the junction-to-top thermal resistance. If the package top temperature can be measured, with this rating then the die junction temperature can be estimated more accurately than the  $\theta_{JA}$  and  $\theta_{JC}$  thermal resistance ratings.
- Refer to JESD51-7 high effective thermal conductivity board layout for proper via and plane designs.

**Electrical Specifications** All specifications are tested at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $EN = 5\text{V}$ ,  $R_{SET} = 20.1\text{k}\Omega$ , unless otherwise noted. **Boldface limits apply across the operating junction temperature range, -40 $^\circ\text{C}$  to +85 $^\circ\text{C}$ .**

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
<b>GENERAL</b>						
$V_{IN}$ (Note 10)	VIN Supply Voltage	$T_C = <+60^\circ\text{C}$ $T_A = +25^\circ\text{C}$	4.5		26.5	V
IVIN	VIN Current	EN = 5V		5		mA
IVIN_STBY	VIN Shutdown Current	$T_A = +25^\circ\text{C}$			5	$\mu\text{A}$
$V_{OUT}$	Output Voltage	$4.5\text{V} < V_{IN} \leq 26\text{V}$ , $f_{SW} = 600\text{kHz}$			<b>45</b>	V
		$8.55\text{V} < V_{IN} \leq 26\text{V}$ , $f_{SW} = 1.2\text{MHz}$			<b>45</b>	V
		$4.5\text{V} < V_{IN} \leq 8.55\text{V}$ , $f_{SW} = 1.2\text{MHz}$			<b><math>V_{IN}/0.19</math></b>	V
$V_{UVLO}$	Undervoltage Lockout Threshold		<b>2.1</b>		<b>2.6</b>	V
$V_{UVLO\_HYS}$	Undervoltage Lockout Hysteresis			200		mV
<b>ENABLE AND PWM GENERATOR</b>						
$V_{IL}$	Guaranteed Range for PWM Input Low Voltage				<b>0.8</b>	V
$V_{IH}$	Guaranteed Range for PWM Input High Voltage		<b>1.5</b>		<b>VDD</b>	V
FPWM	PWM Input Frequency Range		<b>200</b>		<b>30,000</b>	Hz
$t_{ON}$	Minimum On Time		<b>250</b>		<b>350</b>	ns
<b>REGULATOR</b>						
VDC	LDO Output Voltage	$V_{IN} > 6\text{V}$	<b>4.55</b>	4.8	<b>5</b>	V
IVDC_STBY	Standby Current	EN = 0V			<b>5</b>	$\mu\text{A}$
VLDO	VDC LDO Droop Voltage	$V_{IN} > 5.5\text{V}$ , 20mA		20	<b>200</b>	mV
$EN_{Low}$	Guaranteed Range for EN Input Low Voltage				<b>0.5</b>	V
$EN_{Hi}$	Guaranteed Range for EN Input High Voltage		<b>1.8</b>			V

**Electrical Specifications** All specifications are tested at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $EN = 5\text{V}$ ,  $R_{SET} = 20.1\text{k}\Omega$ , unless otherwise noted. **Boldface limits apply across the operating junction temperature range,  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .**

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
$t_{ENLow}$	EN Low Time Before Shutdown			30		us
<b>BOOST</b>						
$SW_{ILimit}$	Boost FET Current Limit		<b>1.5</b>	2.0	<b>2.7</b>	A
$r_{DS(ON)}$	Internal Boost Switch ON-Resistance	$T_A = +25^\circ\text{C}$		235	300	m $\Omega$
SS	Boost Soft-Start Time	100% LED Duty Cycle		7		ms
Eff_peak	Peak Efficiency	$V_{IN} = 12\text{V}$ , 72 LEDs, 20mA each, $L = 10\mu\text{H}$ with DCR 101m $\Omega$ , $T_A = +25^\circ\text{C}$		92.9		%
		$V_{IN} = 12\text{V}$ , 60 LEDs, 20mA each, $L = 10\mu\text{H}$ with DCR 101m $\Omega$ , $T_A = +25^\circ\text{C}$		90.8		%
$\Delta I_{OUT}/\Delta V_{IN}$	Line Regulation			0.1		%
$D_{max}$	Boost Maximum Duty Cycle	$f_{SW} = 600\text{kHz}$	<b>90</b>			%
		$f_{SW} = 1.2\text{MHz}$	<b>81</b>			%
$D_{min}$	Boost Minimum Duty Cycle	$f_{SW} = 600\text{kHz}$			<b>9.5</b>	%
		$f_{SW} = 1.2\text{MHz}$			<b>17</b>	%
$f_S$	Minimum Switching Frequency	$R_{FSW} = 200\text{k}\Omega$	<b>175</b>	200	<b>235</b>	kHz
$f_S$	Maximum Switching Frequency	$R_{FSW} = 33\text{k}\Omega$	<b>1.312</b>	1.50	<b>1.69</b>	MHz
$I_{LX\_leakage}$	LX Leakage Current	LX = 45V, EN = 0			<b>10</b>	$\mu\text{A}$
<b>CURRENT SOURCES</b>						
$I_{MATCH}$	Channel-to-Channel Current Matching	$R_{SET} = 20.5\text{k}\Omega$ ( $I_{OUT} = 20\text{mA}$ )		$\pm 0.7$	<b><math>\pm 1.0</math></b>	%
$I_{ACC}$	Current Accuracy		<b>-1.5</b>		<b>+1.5</b>	%
$V_{headroom20}$	Dominant Channel Current Source Headroom at IIN Pin measured with $I_{LED} = 20\text{mA}$	$I_{LED} = 20\text{mA}$ $T_A = +25^\circ\text{C}$		500 (Notes 9, 11)		mV
$V_{headroom33}$	Dominant Channel Current Source Headroom at IIN Pin measured with $I_{LED} = 33\text{mA}$	$I_{LED} = 33\text{mA}$ $T_A = +25^\circ\text{C}$	560 (Note 9)	710 (Note 11)	860 (Note 9)	mV
$V_{HEADROOM\_RANGE}$	Dominant Channel Current Sink Headroom Range at CHx Pin	$I_{LED} = 20\text{mA}$ , $T_A = +25^\circ\text{C}$		90		mV
$V_{RSET}$	Voltage at RSET Pin	$R_{SET} = 20.5\text{k}\Omega$	<b>1.2</b>	1.22	<b>1.24</b>	V
$I_{LEDmax}$	Maximum LED Current per Channel	$V_{IN} = 12\text{V}$ , $V_{OUT} = 45\text{V}$ , $f_{SW} = 1.2\text{MHz}$ , $T_A = +25^\circ\text{C}$		50		mA
<b>FAULT DETECTION</b>						
VSC	Channel Short-Circuit Threshold	PWM Dimming = 100%	<b>7.5</b>	8.2		V
Temp_shtdwn	Over-Temperature Shutdown Threshold			150		$^\circ\text{C}$
Temp_Hyst	Over-Temperature Shutdown Hysteresis			23		$^\circ\text{C}$
VOVPlo	Overvoltage Limit on OVP Pin		<b>1.199</b>		<b>1.24</b>	V
FLAG_ON	Flag Voltage when Fault Occurs	When Fault Occurs, $I_{PULLUP} = 4\text{mA}$		0.04	<b>0.12</b>	V
<b>FAULT PIN</b>						
$I_{FAULT}$	Fault Pull-Down Current	$V_{IN} = 12\text{V}$	<b>12</b>	21	<b>30</b>	$\mu\text{A}$
$V_{FAULT}$	Fault Clamp Voltage with Respect to $V_{IN}$	$V_{IN} = 12$ , $V_{IN} - V_{FAULT}$	<b>6</b>	7	<b>8.3</b>	V

**Electrical Specifications** All specifications are tested at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $EN = 5\text{V}$ ,  $R_{SET} = 20.1\text{k}\Omega$ , unless otherwise noted. **Boldface limits apply across the operating junction temperature range,  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ .**

PARAMETER	DESCRIPTION	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
LXstart_thres	LX Start-Up Threshold		<b>0.9</b>		<b>1.2</b>	V
ILX <sub>Startup</sub>	LX Start-Up Current	VDC = 5.0V	<b>1</b>	3.5	<b>5</b>	mA

**NOTES:**

8. Parameters with MIN and/or MAX limits are 100% tested at  $+25^\circ\text{C}$ , unless otherwise specified. Temperature limits established by characterization and are not production tested.
9. Compliance to limits is assured by characterization and design.
10. At maximum  $V_{IN}$  of 26.5V, minimum  $V_{OUT}$  is 28V. Minimum  $V_{OUT}$  can be lower at lower  $V_{IN}$ .
11. Varies within range specified by  $V_{HEADROOM\_RANGE}$ .

## Typical Performance Curves




FIGURE 4. EFFICIENCY vs UP TO 20mA LED CURRENT (100% LED DUTY CYCLE) vs  $V_{IN}$




FIGURE 5. EFFICIENCY vs UP TO 30mA LED CURRENT (100% LED DUTY CYCLE) vs  $V_{IN}$




FIGURE 6. EFFICIENCY vs  $V_{IN}$  vs SWITCHING FREQUENCY AT 20mA (100% LED DUTY CYCLE)




FIGURE 7. EFFICIENCY vs  $V_{IN}$  vs SWITCHING FREQUENCY AT 30mA (100% LED DUTY CYCLE)

## Typical Performance Curves (Continued)




FIGURE 8. EFFICIENCY vs  $V_{IN}$  vs TEMPERATURE AT 20mA (100% LED DUTY CYCLE)




FIGURE 9. CHANNEL-TO-CHANNEL CURRENT MATCHING




FIGURE 10. CURRENT LINEARITY vs LOW LEVEL PWM DIMMING DUTY CYCLE vs  $V_{IN}$




FIGURE 11.  $V_{HEADROOM}$  vs  $V_{IN}$  AT 20mA




FIGURE 12.  $V_{OUT}$  RIPPAGE VOLTAGE,  $V_{IN} = 12V$ , 6P12S AT 20mA/CHANNEL




FIGURE 13. START UP WAVEFORMS AT  $V_{IN} = 6V$  FOR 6P12S AT 20mA/CHANNEL

## Typical Performance Curves (Continued)




FIGURE 14. STARTUP WAVEFORMS AT  $V_{IN} = 12V$  FOR 6P12S AT 20mA/CHANNEL




FIGURE 15. LINE REGULATION WITH  $V_{IN}$  CHANGE FROM 6V TO 26V, 6P12S AT 20mA/CHANNEL




FIGURE 16. LINE REGULATION WITH  $V_{IN}$  CHANGE FROM 26V TO 6V FOR 6P12S AT 20mA/CHANNEL




FIGURE 17. BOOST OUTPUT VOLTAGE WITH BRIGHTNESS CHANGE FROM 0% TO 100%,  $V_{IN} = 12V$ , 6P12S AT 20mA/CHANNEL




FIGURE 18. BOOST OUTPUT VOLTAGE WITH BRIGHTNESS CHANGE FROM 100% TO 0%,  $V_{IN} = 12V$ , 6P12S AT 20mA/CHANNEL




FIGURE 19. ISL97672B SHUTS DOWN AND STOPS SWITCHING ~30µs AFTER EN GOES LOW



## Theory of Operation

### PWM Boost Converter

The current mode PWM boost converter produces the minimal voltage needed to enable the LED stack with the highest forward voltage drop to run at the programmed current. The ISL97672B employs current mode control boost architecture that has a fast current sense loop and a slow voltage feedback loop. Such architecture achieves a fast transient response that is essential for notebook backlight applications in which drained batteries can be instantly changed to an AC/DC adapter without noticeable visual disturbance. The number of LEDs that can be driven by ISL97672B depends on the type of LED chosen in the application. The ISL97672B is capable of boosting up to 45V and typically driving 13 LEDs in series for each of the 6 channels, enabling a total of 78 pieces of the 3.2V/20mA type of LEDs.

### Enable

The device is enabled if the Enable pin voltage is high. If EN is pulled low for longer than 30μs, the device will be shut down. The Enable pin should not float; a 10k or higher pull-down resistor should be connected between EN and GND.

### Current Matching and Current Accuracy

Each channel of the LED current is regulated by the current source circuit, as shown in [Figure 20](#).

The LED DC current is set by translating the  $R_{SET}$  current to the output, with a scaling factor of  $410.5/R_{SET}$ . The source terminals of the current source MOSFETs are designed to operate within a range at about 500mV to optimize power loss versus accuracy requirements. The source of errors of the channel-to-channel current matching come from the op amp's offset, internal layout, reference and current source resistors. These parameters are optimized for current matching and absolute current accuracy. The absolute accuracy is also affected by the external  $R_{SET}$ . A 1% tolerance resistor should be used.




FIGURE 20. SIMPLIFIED CURRENT SOURCE CIRCUIT

### Dynamic Headroom Control

The ISL97672B features a proprietary Dynamic Headroom Control circuit that detects the highest forward voltage string or

effectively the lowest voltage from any of the CH0 through CH5 pins. When this lowest channel voltage is lower than the short-circuit threshold,  $V_{SC}$ , this voltage is used as the feedback signal for the boost regulator. The boost adjusts the output to the correct level such that the lowest channel pin is at the target headroom voltage. Since all LED stacks are connected to the same output voltage, the other channel pins will have a higher voltage, however, the regulated current source circuit on each channel ensures that each channel has the same current. The output voltage regulates cycle-by-cycle, and it is always referenced to the highest forward voltage string in the architecture.

### Dimming Controls

The ISL97672B allows two ways of controlling the LED current, and therefore, the brightness. They are:

1. DC current adjustment
2. PWM chopping of the LED current defined in Step 1.

### MAXIMUM DC CURRENT SETTING

The LED DC current of each channel can be calculated as shown in [Equation 1](#):

$$I_{LEDmax} = \frac{410.5}{R_{SET}} \quad (\text{EQ. 1})$$

For example, if the maximum required LED current ( $I_{LED(max)}$ ) is 20mA, rearranging [Equation 1](#) yields [Equation 2](#):

$$R_{SET} = 410.5 / 0.02 = 20.52k\Omega \quad (\text{EQ. 2})$$

### PWM CURRENT CONTROL

The ISL97672B employs direct PWM dimming such that the output PWM dimming follows directly with the input PWM signal without modifying the input frequency. The average LED current of each channel can be calculated as shown in [Equation 3](#):

$$I_{LED(avg)} = I_{LED} \times PWM \quad (\text{EQ. 3})$$

### Switching Frequency

The boost switching frequency can be adjusted by connecting a resistor between the FSW pin and GND. The calculation of the resistance is shown in [Equation 4](#):

$$f_{SW} = \frac{(5 \times 10^{10})}{R_{FSW}} \quad (\text{EQ. 4})$$

Where  $f_{SW}$  is the desirable boost switching frequency, and  $R_{FSW}$  is the setting resistor

### 5V Low Dropout Regulator

There is an internal 5V Low Dropout (LDO) regulator to develop the necessary low-voltage supply, which is used by the chip's internal control circuitry. VDC is the output of this LDO regulator, which requires a bypass capacitor of 1μF or more for the regulation. The VDC pin can be used as a coarse reference as long as it is sourcing only a few milliamps.

## IC Protection Features and Fault Management

The ISL97672B has several protection and fault management features that improve system reliability. The following sections describe them in more detail.

### INRUSH CONTROL AND SOFT-START

The ISL97672B has separate, built-in, independent inrush control and soft-start functions. The inrush control function is built around an external short-circuit protection P-channel FET in series with VIN. At start-up, the fault protection FET is turned on slowly due to a 21μA pull-down current output from the FAULT pin. This discharges the fault FET's gate-to-source capacitance, turning on the FET in a controlled fashion. As this happens, the output capacitor is charged slowly through the low-current FET before it becomes fully enhanced. This results in a low inrush current. This current can be further reduced by adding a capacitor (in the 1nF to 5nF range) across the gate source terminals of the FET.

Once the chip detects that the fault protection FET is turned on fully, it assumes that inrush is complete. At this point, the boost regulator begins to switch, and the current in the inductor ramps up. The current in the boost power switch is monitored, and switching is terminated in any cycle in which the current exceeds the current limit. The ISL97672B includes a soft-start feature in which this current limit starts at a low value (275mA). This value is stepped up to the final 2.2A current limit in seven additional steps of 275mA each. These steps happen over at least 8ms and are extended at low LED PWM frequencies if the LED duty cycle is low. This extension allows the output capacitor to charge to the required value at a low current limit and prevents high input current for systems that have only a low to medium output current requirement.

For systems with no master fault protection FET, the inrush current flows towards C<sub>OUT</sub> when V<sub>IN</sub> is applied. The inrush current is determined by the ramp rate of V<sub>IN</sub> and the values of C<sub>OUT</sub> and L.

### FAULT PROTECTION AND MONITORING

The ISL97672B features extensive protection functions to cover all perceivable failure conditions. The /FLAG pin is a latched open-drain output that monitors string open, LED short, V<sub>OUT</sub> short, and overvoltage and over-temperature conditions. This pin resets only when input power is recycled or the part is re-enabled.

The failure mode of an LED can be either an open circuit or a short. The behavior of an open-circuited LED can additionally take the form of either infinite resistance or, for some LEDs, a Zener diode, which is integrated into the device in parallel with the now-opened LED.

For basic LEDs (which do not have built-in Zener diodes), an open-circuit failure of an LED results only in the loss of one channel of LEDs, without affecting other channels. Similarly, a short-circuit condition on a channel that results in that channel being turned off does not affect other channels unless a similar fault is occurring.

Due to the lag in boost response to any load change at its output, certain transient events (such as LED current steps or significant step changes in LED duty cycle) can transiently look like LED

fault modes. The ISL97672B uses feedback from the LEDs to determine when it is in a stable operating region and prevents apparent faults during these transient events from allowing any of the LED stacks to fault out. See [Table 1 on page 12](#) for details.

A fault condition that results in an input current that exceeds the device's electrical limits will result in a shutdown of all output channels.

### SHORT-CIRCUIT PROTECTION (SCP)

The short-circuit detection circuit monitors the voltage on each channel and disables faulty channels that are above approximately 7.5V (this action is described in [Table 1](#)).

### OPEN-CIRCUIT PROTECTION (OCP)

When one of the LEDs becomes an open circuit, it can behave as either an infinite resistance or as a gradually increasing finite resistance. The ISL97672B monitors the current in each channel such that any string that reaches the intended output current is considered "good." Should the current subsequently fall below the target, the channel is considered an "open circuit." Furthermore, should the boost output of the ISL97672B reach the OVP limit, or should the lower over-temperature threshold be reached, all channels that are not good are immediately considered to be open circuit. Detection of an open circuit channel results in a time-out before the affected channel is disabled. This time-out is sped up when the device is above the lower over-temperature threshold, in an attempt to prevent the upper over-temperature trip point from being reached.

Some users employ special types of LEDs that have a Zener diode structure in parallel with the LED. This configuration provides ESD enhancement and enables open-circuit operation. When this type of LED is open circuited, the effect is as if the LED forward voltage has increased but the lighting level has not increased. Any affected string will not be disabled, unless the failure results in the boost OVP limit being reached, which allows all other LEDs in the string to remain functional. In this case, care should be taken that the boost OVP limit and SCP limit are set properly, to ensure that multiple failures on one string do not cause all other good channels to fault out. This condition could arise if the increased forward voltage of the faulty channel makes all other channels look as if they have LED shorts. See [Table 1](#) for details of responses to fault conditions.

### OVP AND V<sub>OUT</sub>

The Overvoltage Protection (OVP) pin has a function of setting the overvoltage trip level as well as limiting the V<sub>OUT</sub> regulation range.

The ISL97672B OVP threshold is set by R<sub>UPPER</sub> and R<sub>LOWER</sub> such that:

$$V_{OUT\_OVP} = 1.22V_X \frac{(R_{UPPER} + R_{LOWER})}{R_{LOWER}} \quad (\text{EQ. 5})$$

and V<sub>OUT</sub> can only regulate between 60% and 100% of the V<sub>OUT\\_OVP</sub> such that:

Allowable V<sub>OUT</sub> = 60% to 100% of V<sub>OUT\\_OVP</sub>

if, for example, 10 LEDs are used with the worst-case V<sub>OUT</sub> of 35V.

If  $R_1$  and  $R_2$  are chosen such that the OVP level is set at 40V, then  $V_{OUT}$  is allowed to operate between 24V and 40V. If the  $V_{OUT}$  requirement is changed to an application of six LEDs of 21V, then the OVP level must be reduced. Users should follow the  $V_{OUT} = (60\% \sim 100\%) \text{ OVP level requirement}$ ; otherwise, the headroom control will be disturbed such that the channel voltage can be much higher than expected. This can sometimes prevent the driver from operating properly.

The resistances should be large, to minimize power loss. For example, a  $1\text{M}\Omega$   $R_{UPPER}$  and a  $30\text{k}\Omega$   $R_{LOWER}$  sets OVP to 41.9V. Large OVP resistors also allow  $C_{OUT}$  to discharge slowly during the PWM Off time. Parallel capacitors should also be placed across the OVP resistors such that  $R_{UPPER}/R_{LOWER} = C_{LOWER}/C_{UPPER}$ . Using a  $C_{UPPER}$  value of 30pF is recommended. These capacitors reduce the AC impedance of the OVP node, which is important when using high-value resistors. For example, if  $R_{UPPER}/R_{LOWER} = 33/1$ , then  $C_{UPPER}/C_{LOWER} = 1/33$  with  $C_{UPPER} = 100\text{pF}$  and  $C_{LOWER} = 3.3\text{nF}$ .

### UNDERVOLTAGE LOCK-OUT

If the input voltage falls below the UVLO level, the device stops switching and is reset. Operation restarts only when  $V_{IN}$  returns to the normal operating range.

### INPUT OVERCURRENT PROTECTION

During a normal switching operation, the current through the internal boost power FET is monitored. If the current exceeds the current limit, the internal switch is turned off. Monitoring occurs on a cycle-by-cycle basis in a self-protecting way.

Additionally, the ISL97672B monitors the voltage at the LX and OVP pins. At start-up, the LX pins inject a fixed current into the output capacitor. The device does not start unless the voltage at LX exceeds 1.2V. The OVP pin is also monitored such that if it rises above and subsequently falls below 20% of the target OVP level, the input protection FET is also switched off.

### OVER-TEMPERATURE PROTECTION (OTP)

The ISL97672B includes two over-temperature thresholds. The lower threshold is set to  $+130^\circ\text{C}$ . When this threshold is reached, any channel that is outputting current at a level significantly below the regulation target is treated as an "open circuit" and is disabled after a time-out period. This time-out period is  $800\mu\text{s}$  when it is above the lower threshold. The lower threshold isolates and disables bad channels before they cause enough power dissipation (as a result of other channels having large voltages across them) to hit the upper temperature threshold.

The upper threshold is set to  $+150^\circ\text{C}$ . Each time this threshold is reached, the boost stops switching, and the output current sources switch off. Once the device has cooled to approximately  $+100^\circ\text{C}$ , the device restarts, with the DC LED current level reduced to 75% of the initial setting. If dissipation persists, subsequent hitting of the limit causes identical behavior, with the current reduced in steps to 50% and finally 25%. Unless disabled via the EN pin, the device stays in an active state throughout.

For complete details of fault protection conditions, see [Figure 21](#) and [Table 1](#).




FIGURE 21. SIMPLIFIED FAULT PROTECTIONS

TABLE 1. PROTECTIONS TABLE

CASE	FAILURE MODE	DETECTION MODE	FAILED CHANNEL ACTION	GOOD CHANNEL ACTION	V <sub>OUT</sub> REGULATED BY
1	CHX short-circuit	Upper Over-Temperature Protection limit (OTP) not triggered, and V <sub>CHX</sub> < 7.5V	CHX ON and burns power.	Remaining channels normal	Highest VF of all channels
2	CHX short-circuit	Upper OTP triggered, but V <sub>CHX</sub> < 7.5V	All channels go off until chip cools, and then come back on with current reduced to 76%. Subsequent OTP triggers further reduce I <sub>OUT</sub> .	Same as CHX	Highest VF of remaining channels
3	CHX short-circuit	Upper OTP not triggered, but CHX > 7.5V	CHX disabled after six PWM cycle time-outs.	Remaining channels normal	Highest VF of remaining channels
4	CHX open circuit with infinite resistance	Upper OTP not triggered, and CHX < 7.5V	V <sub>OUT</sub> ramps to OVP. CHX times out after six PWM cycles and switches off. V <sub>OUT</sub> drops to normal level.	Remaining channels normal	Highest VF of remaining channels
5	CHX LED open circuit but has paralleled Zener	Upper OTP not triggered, and CHX < 7.5V	CHX remains ON and has highest VF; thus, V <sub>OUT</sub> increases.	Remaining channels ON, remaining channel FETs burn power	VF of CHX
6	CHX LED open circuit but has paralleled Zener	Upper OTP triggered, but CHX < 7.5V	All channels go off until chip cools, and then come back on with current reduced to 76%. Subsequent OTP triggers further reduce I <sub>OUT</sub> .	Same as CHX	VF of CHX
7	CHX LED open circuit but has paralleled Zener	Upper OTP not triggered, but CHX > 7.5V	CHX remains ON and has highest VF; thus, V <sub>OUT</sub> increases.	V <sub>OUT</sub> increases, then CHX switches OFF after six PWM cycles. This is an unwanted shut off and can be prevented by setting OVP at an appropriate level.	VF of CHX
8	Channel-to-channel ΔVF too high	Lower OTP triggered, but CHX < 7.5V	Any channel below the target current faults out after six PWM cycles. Remaining channels are driven with normal current.		Highest VF of remaining channels
9	Channel-to-channel ΔVF too high	Upper OTP triggered, but CHX < 7.5V	All channels go off until chip cools and then come back on with current reduced to 75%. Subsequent OTP triggers further reduce I <sub>OUT</sub> .		Boost switches off
10	Output LED stack voltage too high	V <sub>OUT</sub> > VOVP	Any channel that is below the target current times out after six PWM cycles, and V <sub>OUT</sub> returns to normal regulation voltage required for other channels.		Highest VF of remaining channels
11	V <sub>OUT</sub> /LX shorted to GND at start-up, or V <sub>OUT</sub> shorted in operation	LX current and timing monitored. OVP pins monitored for excursions below 20% of OVP threshold.	Chip is permanently shut down 31ms after power-up if V <sub>OUT</sub> /LX is shorted to GND.		

## Component Selection

According to the inductor Voltage-Second Balance principle, the change of inductor current during the switching regulator On time is equal to the change of inductor current during the switching regulator Off time. As shown in [Equations 6](#) and [7](#), since the voltage across an inductor is:

$$\Delta I_L = \frac{V_L}{L} \times \Delta t \quad (\text{EQ. 6})$$

and  $\Delta I_L$  at On =  $\Delta I_L$  at Off, therefore:

$$(V_1 - 0)/L \times D \times t_S = (V_O - V_D - V_1)/L \times (1 - D) \times t_S \quad (\text{EQ. 7})$$

Where D is the switching duty cycle defined by the turn-on time over the switching period. V<sub>D</sub> is a Schottky diode forward voltage that can be neglected for approximation.

Rearranging the terms without accounting for V<sub>D</sub> gives the boost ratio and duty cycle, respectively, as shown in [Equations 8](#) and [9](#):

$$V_O/V_1 = 1/(1 - D) \quad (\text{EQ. 8})$$

$$D = (V_O - V_1)/V_O \quad (\text{EQ. 9})$$

## Input Capacitor

Switching regulators require input capacitors to deliver peak charging current and to reduce the impedance of the input supply. The capacitors reduce interaction between the regulator and input supply, thus improving system stability. The high switching frequency of the loop causes almost all ripple current to flow into the input capacitor, which must be rated accordingly.

A capacitor with low internal series resistance should be chosen to minimize heating effects and to improve system efficiency. The X5R and X7R ceramic capacitors offer small size and a lower value for temperature and voltage coefficient compared to other ceramic capacitors.

An input capacitor of 10µF is recommended. Ensure that the voltage rating of the input capacitor is able to handle the full supply range.

## Inductor

Inductor selection should be based on its maximum current ( $I_{SAT}$ ) characteristics, power dissipation (DCR), EMI susceptibility (shielded vs unshielded), and size. Inductor type and value influence many key parameters, including ripple current, current limit, efficiency, transient performance, and stability.

Inductor maximum current capability must be adequate to handle the peak current in the worst-case condition. If an inductor core with too low a current rating is chosen, saturation in the core will cause the effective inductor value to fall, leading to an increase in peak-to-average current level, poor efficiency, and overheating in the core. The series resistance, DCR, within the inductor causes conduction loss and heat dissipation. A shielded inductor is usually more suitable for EMI-susceptible applications such as LED backlighting.

The peak current can be derived from the voltage across the inductor during the Off period, as shown in [Equation 10](#):

$$I_{L_{peak}} = (V_O \times I_O) / (85\% \times V_I) + 1/2 [V_I \times (V_O - V_I) / (L \times V_O \times f_S)] \quad (\text{EQ. 10})$$

The value of 85% is an average term for the efficiency approximation. The first term is the average current that is inversely proportional to the input voltage. The second term is the inductor current change that is inversely proportional to L and  $f_S$ . As a result, for a given switching frequency and minimum input voltage at which the system operates, the inductor  $I_{SAT}$  must be chosen carefully.

## Output Capacitors

The output capacitor smooths the output voltage and supplies load current directly during the conduction phase of the power switch. Output ripple voltage consists of discharge and charge of the output capacitor during FET On and OFF time and the voltage drop due to flow through the ESR of the output capacitor. The ripple voltage can be shown in [Equation 11](#):

$$\Delta V_{CO} = (I_O / C_O \times D / f_S) + (I_O \times \text{ESR}) \quad (\text{EQ. 11})$$

The conservation of charge principle shown in [Equation 9](#) also indicates that, during the boost switch Off period, the output capacitor is charged with the inductor ripple current, minus a relatively small output current in boost topology. As a result, the

user must select an output capacitor with low ESR and adequate input ripple current capability.

Note: Capacitors have a voltage coefficient that makes their effective capacitance drop as the voltage across them increases.  $C_O$  in [Equation 11](#) assumes the effective value of the capacitor at a particular voltage and not the manufacturer's stated value, measured at 0V.

The value of  $\Delta V_{CO}$  can be reduced by increasing  $C_O$  or  $f_S$ , or by using small ESR capacitors. In general, ceramic capacitors are the best choice for output capacitors in small- to medium-sized LCD backlight applications, due to their cost, form factor, and low ESR.

A larger output capacitor also eases driver response during the PWM dimming Off period, due to the longer sample and hold effect of the output drooping. The driver does not need to boost harder in the next On period that minimizes transient current.

The output capacitor is also needed for compensation, and in general, 2x4.7µF/50V ceramic capacitors are suitable for notebook display backlight applications.

## Schottky Diode

A high-speed rectifier diode is necessary to prevent excessive voltage overshoot. Schottky diodes are recommended because of their fast recovery time, low forward voltage and reverse leakage current, which minimize losses. The reverse voltage rating of the selected Schottky diode must be higher than the maximum output voltage. Also the average/peak current rating of the Schottky diode must meet the output current and peak inductor current requirements.

## Applications

### High-Current Applications

Each channel of the ISL97672B can support up to 30mA (50mA at  $V_{IN} = 12V$ ). For applications that need higher current, multiple channels can be grouped to achieve the desired current ([Figure 22](#)). For example, the cathode of the last LED can be connected to CH0 through CH2; this configuration can be treated as a single string with 90mA current driving capability.




FIGURE 22. GROUPING MULTIPLE CHANNELS FOR HIGH CURRENT APPLICATIONS



## Low-Voltage Operations

The ISL97672B VIN pin can be separately biased from the LED power input to allow low-voltage operation. For systems that have only a single supply,  $V_{OUT}$  can be tied to the driver VIN pin to allow initial start-up (Figure 23). The circuit works as follows: when the input voltage is available and the device is not enabled,  $V_{OUT}$  follows  $V_{IN}$  with a Schottky diode voltage drop. The  $V_{OUT}$  boot-strapped to the VIN pin allows initial start-up, once the part is enabled. Once the driver starts up with  $V_{OUT}$  regulating to the target, the VIN pin voltage also increases. As long as  $V_{OUT}$  does not exceed 26.5V and the extra power loss on  $V_{IN}$  is acceptable, this configuration can be used for input voltage as low as 3.0V. The Fault Protection FET feature cannot be used in this configuration.

For systems that have dual supplies, the VIN pin can be biased from 5V to 12V, while the input voltage can be as low as 2.7V (Figure 24). In this configuration,  $V_{BIAS}$  must be greater than or equal to  $V_{IN}$  to use the fault FET.




FIGURE 23. SINGLE SUPPLY 3.0V OPERATION




FIGURE 24. DUAL SUPPLY 2.7V OPERATION

## Compensation

The ISL97672B incorporates a transconductance amplifier in its feedback path to allow the user to optimize boost stability and transient response. The ISL97672B uses current mode control architecture, which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not require any compensation, but for stable operation, the slow voltage loop must be compensated. The compensation is a series of  $R_c$ ,  $C_{c1}$  network from COMP pin to ground, with an optional  $C_{c2}$  capacitor connected between the COMP pin and ground. The  $R_c$  sets the high-frequency integrator gain for fast transient response, and the  $C_{c1}$  sets the integrator zero to ensure loop stability. For most applications, the component values in Figure 25 can be used:  $R_c$  is 10k $\Omega$  and  $C_{c1}$  is 3.3nF. Depending upon the PCB layout, for stability, a  $C_{c2}$  of 390pF may be needed to create a pole to cancel the output capacitor ESR's zero effect.




FIGURE 25. COMPENSATION CIRCUIT

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
September 7, 2017	FN7995. 3	Applied new header/footer. Added $V_{\text{HEADROOM\_RANGE}}$ spec to EC table. Added Note 11. In "Current Matching and Current Accuracy" on page 9 updated 2nd sentence in paragraph 2 for clarification.
May 2, 2016	FN7995. 2	Applied Intersil Standards throughout the document. Updated the Pin Descriptions on page 3 by adding more information to the CH0-CH5 description and adding PAD information. Removed Machine Model information from datasheet. Updated the Theta JC on page 4 from 2.5 to 4.5.
November 22, 2013	FN7995. 1	ISL97672B Description in introduction on page 1 changed. Changed Pin description changed on page 3. Changed MIN/MAX specs for "VOVPlo" on page 5 from 1.19/1.25 V to 1.199/1.24 V " $t_{\text{ENLow}}$ " on page 5 added to "Electrical Specifications" Table. Changed VIN, SS, Temp_shtdwn, Temp_Hyst, FLAG_ON Descriptions in "Electrical Specifications" table. Figure 19 added to page 8. In "Enable" on page 9, added information about 30 $\mu$ s shut down delay time. Revised description. 8 channel changed to 6 channel in "PWM Boost Converter" on page 9. Description of "Switching Frequency" on page 9 changed. Description of "5V Low Dropout Regulator" on page 9 changed. 1.21 changed to 1.22 in Equation 5 on page 10. Changed 30 $\mu$ A to 21 $\mu$ A in "InRush Control and Soft-Start" on page 10. Description of "InRush Control and Soft-Start" on page 10. 2.45V deleted from "Undervoltage Lock-out" on page 11. Descriptions in Table "PROTECTIONS TABLE" on page 12 changed. Changed Equation 6 on page 12. Changed "Input Capacitor" on page 13. Changed "Input Capacitor" on page 13. Added "Note" in "Output Capacitors" on page 13; combined "Output Ripple" session with "Output Capacitors" section. Description of "Schottky Diode" on page 13 changed. Compensation component values changed in "Compensation" on page 14 to match Figure 25. Description of "Compensation" on page 14 changed. Figures 13, 14 updated. Test condition "Boldface limits apply over the operating junction temperature range, -40°C to +85°C" added for Electrical Specifications table on page 4. Note 9 added for Vheadroom20 in Electrical Specification table on page 5. Vheadroom33 added in Electrical Specification table on page 5. Flag_On TYP value changed in Electrical Specification table on page 5 from 0.4V to 0.04V and added MAX value 0.12V. On page 9, Equations 1, 2 changed from 401.8 to 410.5 "High-Current Applications" on page 13: (50mA @ VIN = 12V) was added in first sentence. Figure 25 added on page 14.
June 13, 2012	FN7995.0	Initial Release

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at [www.intersil.com](http://www.intersil.com).

For a listing of definitions and abbreviations of common terms used in our documents, visit [www.intersil.com/glossary](http://www.intersil.com/glossary).

You can report errors or suggestions for improving this datasheet by visiting [www.intersil.com/ask](http://www.intersil.com/ask).

Reliability reports are also available from our website at [www.intersil.com/support](http://www.intersil.com/support).

© Copyright Intersil Americas LLC 2012-2017. All Rights Reserved.  
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

---

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

---

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

---

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)




# Package Outline Drawing


## L20.3x4

### 20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE


Rev 1, 3/10

For the most recent package outline drawing, see [L20.3x4](#).


TOP VIEW




VIEW "A-A"




BOTTOM VIEW



TYPICAL RECOMMENDED LAND PATTERN



SIDE VIEW



DETAIL "X"

## NOTES:

- Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
- Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.