

ISL76534

Ultra-Low Power 14-Channel Programmable Gamma Buffer with Integrated EEPROM

FN8866  
Rev 0.00  
July 27, 2016

The [ISL76534](#) is a programmable gamma buffer for TFT-LCDs featuring ultra-low power operation. The ISL76534 contains an I<sup>2</sup>C programmable, 10-bit, 14-channel gamma reference voltage generator with buffered outputs, a 10-bit programmable V<sub>COM</sub> calibrator, a high output current V<sub>COM</sub> amplifier, and internal EEPROM to store all reference voltage data. The EEPROM features an endurance of 10,000 write cycles and a data retention of 20 years at 105°C.

Combining gamma and V<sub>COM</sub> reference voltage generators with low power operation and EEPROM, the ISL76534 provides a complete reference voltage solution ideal for TFT-LCD displays.

The ISL76534 is available in a super thin (height = 0.4mm maximum) 28 Ld 4mmx5mm X2QFN thermally enhanced package. The device is specified for operation across the ambient temperature -40°C to +105°C.

**Applications**

- Automotive infotainment display
- Automotive Center Information Display (CID)
- Automotive smart mirrors
- Automotive instrument cluster display
- Automotive TFT-LCD display

**Features**

- 14-channel gamma references, 10-bit resolution with buffered outputs
- 1-channel V<sub>COM</sub> calibrator with 10-bit resolution
- High output current V<sub>COM</sub> amplifier
- Ultra-low power operation, ideal for automotive displays: Typical quiescent power, 12mW at 8V AV<sub>DD</sub>
- EEPROM data retention: 20 years at 105°C
- EEPROM endurance: 10,000 write cycles
  - Read/write capable over 2.25V to 3.6V DV<sub>DD</sub> range
- 6.3V to 19V analog supply operating range
- 2.25V to 3.6V digital supply operating range
- Power Supply Rejection Ratio (PSRR): 75dB typical
- 28 Ld 4mmx5mm super thin X2QFN package
- Pb-free (RoHS compliant)
- [AEC-Q100](#) qualified




FIGURE 1. TYPICAL APPLICATION: TFT-LCD GAMMA REFERENCE VOLTAGE GENERATOR

# Table of Contents

<b>Block Diagram</b> .....	<b>3</b>
<b>Ordering Information</b> .....	<b>4</b>
<b>Pin Configuration</b> .....	<b>4</b>
<b>Pin Descriptions</b> .....	<b>4</b>
<b>Absolute Maximum Ratings</b> .....	<b>6</b>
<b>Thermal Information</b> .....	<b>6</b>
<b>Recommended Operating Conditions</b> .....	<b>6</b>
<b>Electrical Specifications</b> .....	<b>6</b>
<b>Typical Performance Curves</b> .....	<b>8</b>
<b>General Description</b> .....	<b>12</b>
<b>I<sup>2</sup>C Digital Interface</b> .....	<b>12</b>
Data Validity .....	12
START and STOP Condition .....	12
Byte Format .....	12
Acknowledge (ACK) .....	12
Not Acknowledge (NACK) .....	13
Device Address and R/W Bit .....	13
<b>Application Information</b> .....	<b>13</b>
ISL76534 Communication Protocol .....	13
Register Description and Pointer .....	13
<b>Write Operation</b> .....	<b>15</b>
<b>Write Timing Diagrams</b> .....	<b>16</b>
<b>Read Operation</b> .....	<b>17</b>
<b>Read Timing Diagram</b> .....	<b>18</b>
Data Word (WRITE/READ) .....	19
DAC Transfer Function of OUT1-OUT14 .....	19
DAC Output Accuracy .....	19
DAC Reference Voltage .....	19
DAC Channel Outputs .....	19
VCOM Amplifier .....	19
Output Stability .....	20
Write Protection (WP) .....	20
Writing to the EEPROM .....	20
Recalling The EEPROM .....	20
EEPROM Default Values .....	20
UVLO and Output Enable .....	21
Power Sequencing .....	21
Thermal Shutdown .....	21
Power Dissipation .....	21
Power Supply Bypassing and Printed Circuit Board Layout .....	21
<b>General PowerPAD Design Considerations</b> .....	<b>21</b>
<b>Typical Applications</b> .....	<b>22</b>
<b>Revision History</b> .....	<b>23</b>
<b>About Intersil</b> .....	<b>23</b>
<b>Package Outline Drawing</b> .....	<b>24</b>

# Block Diagram




FIGURE 2. BLOCK DIAGRAM


## Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (RoHS COMPLIANT)	PKG. DWG. #
ISL76534ARXZ	76534 ARXZ	-40 to +105	28 Ld X2QFN	L28.4x5D
ISL76534EVAL1Z	Evaluation Board			

### NOTES:

1. Add "-T13" suffix for 6k unit or "-T7A" suffix for 250 unit Tape and Reel options. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL76534](#). For more information on MSL please see tech brief [TB363](#).

## Pin Configuration










Note: Thermal pad is electrically connected to GND

## Pin Descriptions

PIN #	PIN NAME	PIN TYPE	PIN FUNCTION	EQUIVALENT CIRCUIT
1, 2, 3, 4, 5, 6, 7, 16, 17, 18, 19, 20, 21, 22	OUTx	Analog Output	10-bit Programmable DAC outputs	5
8	A <sub>VDD</sub>	Analog Power	Analog power supply. Include a bulk 4.7μF capacitor, and a local 0.1μF ceramic bypass capacitor to the system ground. Place the 0.1μF as close to the pin as possible; the bulk capacitor may be placed farther away from the IC.	1
9	REF <sub>IN</sub>	Analog Input	High-impedance, buffered reference voltage input for 10-bit DACs. Include a local 0.1μF ceramic bypass capacitor to the system ground; place as close to the pin as possible.	4
10	AO	Digital Input	Determines the device's 7-bit I <sup>2</sup> C device address: 0: Device Address = 0x74 (this is the default setting if pin is left floating) 1: Device Address = 0x75 (pull-up pin externally) Note: pin has an internal pull-down to GND of 10MΩ (typical)	2

## Pin Descriptions (Continued)

PIN #	PIN NAME	PIN TYPE	PIN FUNCTION	EQUIVALENT CIRCUIT
11, 23, 26	GND	Power	Ground	
12	SCL	Digital Input	I <sup>2</sup> C clock (high impedance input)	3
13	SDA	Digital I/O	I <sup>2</sup> C data (high impedance input/open-drain output)	3
14	WP	Digital Input	I <sup>2</sup> C Write Protection, active low: 0: Prevent I <sup>2</sup> C data writes to internal DAC registers and EEPROM (this is the default setting if pin is left floating) 1: Allow I <sup>2</sup> C data writes to internal DAC registers and EEPROM (pull-up pin externally) Note: pin has an internal pull-down to GND of 10MΩ (typical)	2
15	D <sub>VDD</sub>	Digital Power	Digital power supply. Include a local 0.1μF ceramic bypass capacitor to the system ground; place as close to the pin as possible.	1
24	NC		Not Connected Internally. Acceptable to leave pin floating.	
25	INN_COM	Analog Input	V <sub>COM</sub> amplifier inverting input	6
27	OUTCOM	Analog Output	V <sub>COM</sub> amplifier output	7
28	A <sub>VDD_AMP</sub>	Analog Power	Analog power supply for V <sub>COM</sub> amplifier. It is acceptable that A <sub>VDD_AMP</sub> is tied to A <sub>VDD</sub> , or set to a lower voltage: A <sub>VDD_AMP</sub> ≤ A <sub>VDD</sub> . Include a bulk 4.7μF capacitor (or share with the A <sub>VDD</sub> bulk), and a local 0.1μF ceramic bypass capacitor to the system ground. Place the 0.1μF as close to the pin as possible; the bulk capacitor may be placed farther away from the IC.	1
-	THERMAL PAD	GND	Thermal pad. Electrically connected to GND (pins 11, 23, 26). Connect to ground plane on PCB to maximize thermal performance.	



**Absolute Maximum Ratings** ( $T_A = +25^\circ\text{C}$ )

Supply Voltage	
Between $A_{VDD}$ and GND	+21V
$A_{VDD\_AMP}$ to GND	$A_{VDD} + 0.3V$
Between $D_{VDD}$ and GND	+4.5V
Maximum Output Voltage	
[OUT1-OUT14]	$A_{VDD}$
OUTCOM	$A_{VDD\_AMP}$
SDA	+4.5V
Maximum Input Voltage	
$REF_{IN}$	$A_{VDD}$
INN_COM	$A_{VDD\_AMP}$
SCL, SDA, A0, WP	+4.5V
Maximum Continuous Output Current per Channel	
OUT1-OUT14	$\pm 60\text{mA}$
OUTCOM	$\pm 100\text{mA}$
Maximum Total Output Current	
OUT1-OUT14	$\pm 250\text{mA}$
ESD Ratings	
Human Body Model (Tested per AEC-Q100-002)	3kV
Machine Model (Tested per AEC-Q100-003)	250V
Charged Device Model (Tested per AEC-Q100-011)	2kV
Latch-up (Tested per AEC-Q100-004)	100mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## NOTES:

- $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief [TB379](#).
- For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ ( $^\circ\text{C}/\text{W}$ )	$\theta_{JC}$ ( $^\circ\text{C}/\text{W}$ )
28 Ld X2QFN ( <a href="#">Notes 4, 5</a> )	37	1.5
Power Dissipation	See <a href="#">page 21</a>	
Maximum Die Temperature	+150 $^\circ\text{C}$	
Storage Temperature	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$	
Pb-free Reflow Profile	see <a href="#">TB493</a>	

**Recommended Operating Conditions**

Operating Range	
$A_{VDD}$	6.3V to 19V
$A_{VDD\_AMP}$	4.5V to $A_{VDD}$
$D_{VDD}$	2.25V to 3.6V
Reference Voltage Range	
$REF_{IN}$ to GND	5V to $A_{VDD}$
Ambient Operating Temperature	-40 $^\circ\text{C}$ to +105 $^\circ\text{C}$

**Electrical Specifications**  $A_{VDD} = A_{VDD\_AMP} = 15V$ ,  $D_{VDD} = 3.3V$ ,  $REF_{IN} = 14.75V$ ,  $T_A = +25^\circ\text{C}$ , unless otherwise specified. **Boldface limits apply across the operating temperature range, -40 $^\circ\text{C}$  to +105 $^\circ\text{C}$ .**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <a href="#">Note 6</a> )	TYP	MAX ( <a href="#">Note 6</a> )	UNIT
<b>SUPPLY</b>						
Analog Supply Voltage	$A_{VDD}$		<b>6.3</b>		<b>19</b>	V
Analog Supply Voltage for $V_{COM}$ Amp	$A_{VDD\_AMP}$		<b>4.5</b>		<b><math>A_{VDD}</math></b>	V
Digital Supply Voltage	$D_{VDD}$		<b>2.25</b>		<b>3.6</b>	V
Analog Supply Current	$I_{AVDD}$	$A_{VDD} = 8V$ , no load		1.00	<b>1.8</b>	mA
		$A_{VDD\_AMP} = 8V$ , no load		0.40	<b>0.75</b>	mA
		$A_{VDD} = 15V$ , no load		1.30	<b>2.5</b>	mA
		$A_{VDD\_AMP} = 15V$ , no load		0.60	<b>1.2</b>	mA
Digital Supply Current	$I_{DVDD}$			190	<b>330</b>	$\mu\text{A}$
DAC High Reference Voltage	$V_{REFIN}$				<b><math>A_{VDD}</math></b>	V
Undervoltage Lockout for $A_{VDD}$	UVLO	$A_{VDD}$ rising - OUTCOM, OUTx enabled	<b>3.9</b>	4.3	<b>4.5</b>	V
		$A_{VDD}$ falling - OUTCOM, OUTx disabled	<b>3.7</b>	4.0	<b>4.3</b>	V
		Hysteresis	<b>200</b>	330	<b>500</b>	mV
<b>ANALOG</b>						
Highest Output Voltage for OUT1-OUT14	$V_{OH}$	$REF_{IN} = A_{VDD}$ , DAC = 1023, $I_{LOAD} = +5\text{mA}$	<b><math>REF_{IN} - 0.150</math></b>	$REF_{IN} - 0.100$		V
Highest Output Voltage for OUTCOM		$REF_{IN} = A_{VDD}$ , DAC = 1023, $A_V = +1$ , $I_{LOAD} = +5\text{mA}$	<b><math>REF_{IN} - 0.100</math></b>	$REF_{IN} - 0.050$		V
Lowest Output Voltage for OUT1-OUT14	$V_{OL}$	DAC = 0, $I_{LOAD} = -5\text{mA}$		GND + 0.085	<b>GND + 0.150</b>	V
		DAC = 0, $A_V = +1$ , $I_{LOAD} = -5\text{mA}$		GND + 0.050	<b>GND + 0.100</b>	V

**Electrical Specifications**  $A_{VDD} = A_{VDD\_AMP} = 15V$ ,  $D_{VDD} = 3.3V$ ,  $REF_{IN} = 14.75V$ ,  $T_A = +25^\circ C$ , unless otherwise specified. **Boldface limits apply across the operating temperature range,  $-40^\circ C$  to  $+105^\circ C$ .** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
Power Supply Rejection Ratio	PSRR	OUT1-OUT14: $OUTx = 0.5 \cdot A_{VDD}$ $A_{VDD}$ varied from 14V to 16V	<b>55</b>	75		dB
		OUTCOM: $OUTCOM = 0.5 \cdot A_{VDD}$ $A_{VDD\_AMP}$ varied from 14V to 16V	<b>50</b>	70		dB
DAC Integral Non-Linearity	INL	DAC1 through DAC14	<b>-2</b>	0	<b>2</b>	LSB
		DAC15 (OUTCOM)	<b>-2</b>	0	<b>2</b>	LSB
Input Leakage Current of $REF_{IN}$	$I_{L\_REF}$	$REF_{IN} = 0.5 \cdot A_{VDD}$	<b>-1</b>	0	<b>1</b>	$\mu A$
Input Leakage Current of $V_{COM}$ Amplifier	$I_{L\_INN}$	$V_{COM}$ Amplifier: $INN = 0.5 \cdot A_{VDD}$	<b>-1</b>	0	<b>1</b>	$\mu A$
Short-Circuit Current	$I_{SC}$	OUT1-OUT14: $OUTx = V_{OH}$ , $OUTx$ short to GND (source) through $10\Omega$	<b>170</b>	230	<b>400</b>	mA
		OUT1-OUT14: $OUTx = V_{OL}$ , $OUTx$ short to $A_{VDD}$ (sink) through $10\Omega$	<b>150</b>	200	<b>400</b>	mA
		$V_{COM}$ Amplifier (OUTCOM): $OUTx = 0.5 \cdot A_{VDD\_AMP}$ , short to GND (source) through $10\Omega$	<b>400</b>	530	<b>700</b>	mA
		$V_{COM}$ Amplifier (OUTCOM): $OUTx = 0.5 \cdot A_{VDD\_AMP}$ , short to $A_{VDD\_AMP}$ (sink) through $10\Omega$	<b>450</b>	570	<b>750</b>	mA
Load Regulation	REG	OUT1-OUT14: $I_{LOAD} = \pm 5mA$ step	<b>0</b>	1.5	<b>5</b>	mV/mA
		OUTCOM: $I_{LOAD} = \pm 5mA$ step	<b>0</b>	1.5	<b>5</b>	mV/mA
Slew Rate	SR	OUT1-OUT14: Full-scale DAC code change	<b>2</b>	5	<b>40</b>	V/ $\mu s$
		$V_{COM}$ amplifier: $A_V = -1$ , $0.5V \leq OUTx \leq 5.5V$ , $C_L = 10pF$ to GND	<b>4</b>	10	<b>40</b>	V/ $\mu s$
$V_{COM}$ Amplifier Bandwidth	BW	$A_V = -1$ , $OUTx = 4V$ , $R_L = 10k\Omega$    $C_L = 10pF$ to GND		5		MHz
Time to Load EEPROM Data to DAC Registers at Power-ON	$t_{Data\_loading}$	Start of EEPROM loading to when $OUTx$ is enabled, (Note 7)		6		ms
<b>DIGITAL</b>						
Logic '1' Input Voltage	$V_{IH}$	SCL, SDA, A0, $\overline{WP}$	<b><math>0.8 \cdot D_{VDD}</math></b>			V
Logic '0' Input Voltage	$V_{IL}$	SCL, SDA, A0, $\overline{WP}$			<b><math>0.2 \cdot D_{VDD}</math></b>	V
I <sup>2</sup> C SCL Clock Frequency	$f_{CLK}$	(Note 8)			<b>400</b>	kHz
Input Leakage Current	$I_L$	SCL, SDA, A0, $\overline{WP}$ : at GND	<b>-1</b>	0	<b>1</b>	$\mu A$
		SCL, SDA: at $D_{VDD}$	<b>-1</b>	0	<b>1</b>	$\mu A$
		A0, $\overline{WP}$ : at $D_{VDD}$	<b>0.10</b>	0.55	<b>1</b>	$\mu A$

## NOTES:

- Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
- The " $t_{Data\_loading}$ " parameter is determined by IC design, and simulation.
- For more detailed information regarding I<sup>2</sup>C timing characteristics, refer to [Table 1](#) on [page 13](#).

**Typical Performance Curves**  $T_A = +25^\circ\text{C}$ , unless otherwise specified.




FIGURE 3.  $A_{VDD}$  SUPPLY CURRENT vs VOLTAGE




FIGURE 4.  $A_{VDD}$  SUPPLY CURRENT vs TEMPERATURE




FIGURE 5.  $A_{VDD\_AMP}$  SUPPLY CURRENT vs VOLTAGE




FIGURE 6.  $A_{VDD\_AMP}$  SUPPLY CURRENT vs TEMPERATURE




FIGURE 7.  $D_{VDD}$  SUPPLY CURRENT vs VOLTAGE




FIGURE 8.  $D_{VDD}$  SUPPLY CURRENT vs TEMPERATURE



**Typical Performance Curves**  $T_A = +25^\circ\text{C}$ , unless otherwise specified. (Continued)




FIGURE 9. OUT1-OUT14 POSITIVE SLEW RATE (DAC CODE CHANGE)




FIGURE 10. OUT1-OUT14 NEGATIVE SLEW RATE (DAC CODE CHANGE)




FIGURE 11.  $V_{COM}$  AMPLIFIER POSITIVE SLEW RATE




FIGURE 12.  $V_{COM}$  AMPLIFIER NEGATIVE SLEW RATE




FIGURE 13.  $V_{COM}$  AMPLIFIER BANDWIDTH vs CAPACITIVE LOADING




FIGURE 14. OUT1-OUT14 AND OUTCOM OUTPUT VOLTAGE vs OUTPUT CURRENT ( $V_{OH}$  AND  $V_{OL}$ )

**Typical Performance Curves**  $T_A = +25^\circ\text{C}$ , unless otherwise specified. (Continued)




FIGURE 15. DAC1-DAC15 INL ( $\text{REF}_{\text{IN}} = A_{\text{VDD}} = 15\text{V}$ ) AT  $+25^\circ\text{C}$




FIGURE 16. DAC1-DAC15 DNL ( $\text{REF}_{\text{IN}} = A_{\text{VDD}} = 15\text{V}$ ) AT  $+25^\circ\text{C}$




FIGURE 17. DAC1-DAC15 TYPICAL INL ( $\text{REF}_{\text{IN}} = A_{\text{VDD}} = 15\text{V}$ ) AT  $-40^\circ\text{C}$




FIGURE 18. DAC1-DAC15 TYPICAL DNL ( $\text{REF}_{\text{IN}} = A_{\text{VDD}} = 15\text{V}$ ) AT  $-40^\circ\text{C}$




FIGURE 19. DAC1-DAC15 INL ( $\text{REF}_{\text{IN}} = A_{\text{VDD}} = 15\text{V}$ ) AT  $+105^\circ\text{C}$




FIGURE 20. DAC1-DAC15 DNL ( $\text{REF}_{\text{IN}} = A_{\text{VDD}} = 15\text{V}$ ) AT  $+105^\circ\text{C}$

**Typical Performance Curves**  $T_A = +25^\circ\text{C}$ , unless otherwise specified. (Continued)




FIGURE 21. OUT1-OUT7-OUT14 AT POWER-ON




FIGURE 22. OUT1-OUT7-OUT14 AT POWER-ON (ZOOMED IN)

JEDEC JESD51-7 - HIGH EFFECTIVE THERMAL CONDUCTIVITY (4-LAYER) TEST BOARD  
QFN EXPOSED DIEPAD SOLDERED TO PCB PER JESD51-5




FIGURE 23. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE (4-LAYER BOARD)

JEDEC JESD51-3 (2-LAYER) TEST BOARD




FIGURE 24. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE (2-LAYER BOARD)

## General Description

The Voltage/Transmission (V/T) transfer curve or gamma curve of LCD panels require adjustment to achieve the desired optimal visual response (often called gamma correction).

The ISL76534 has a total of 15 channels (14xgamma channels + 1x $V_{COM}$  channel) independent, programmable reference voltage outputs whose output voltage can be set with 10-bit resolution. The ISL76534 has integrated EEPROM to store all gamma and  $V_{COM}$  data.

In addition to the 14-channel gamma DACs, the ISL76534 provides a  $V_{COM}$  calibrator DAC with 10-bit resolution and a high output current operational amplifier to drive the  $V_{COM}$  voltage also required by the LCD panel.

## I<sup>2</sup>C Digital Interface

The ISL76534 uses a standard I<sup>2</sup>C interface bus for communication. The two-wire interface links a master(s) and uniquely addressable slave devices. The master generates clock signals and is responsible for initiating data transfers. The serial clock is on the SCL line and the serial data (bidirectional) is on the SDA line. The ISL76534 supports clock rates up to 400kHz (fast-mode), and is backwards compatible with standard 100kHz clock rates (standard-mode).

The SDA and SCL lines must be HIGH when the bus is free - not in use. An external pull-up resistor (typically 2.2k $\Omega$  to 4.7k $\Omega$ ) or current source is required for SDA and SCL.

The ISL76534 meets standard I<sup>2</sup>C timing specifications; see [Figure 25](#) and [Table 1](#), which show the standard timing definitions and specifications for I<sup>2</sup>C communication.

### Data Validity

The data on the SDA line must be stable (clearly defined as HIGH or LOW) during the HIGH period of the clock signal. The state of the SDA line can only change when the SCL line is low (except to create a START or STOP condition). See timing specifications on [Table 1 on page 13](#).

The voltage levels used to indicate a logical '0' (LOW) and logical '1' (HIGH) are determined by the  $V_{IL}$  and  $V_{IH}$  thresholds, respectively; see the "Electrical Specifications" table on [page 6](#).

### START and STOP Condition

All I<sup>2</sup>C communication begins with a START condition, indicating the beginning of a transaction, and ends with a STOP condition, signaling the end of the transaction.

A START condition is signified by a HIGH to LOW transition on the Serial Data line (SDA) while the Serial Clock Line (SCL) is HIGH. A STOP condition is signified by a LOW to HIGH transition on the SDA line while SCL is HIGH. See timing specifications in [Table 1](#).

The master always initiates START and STOP conditions. After a START condition, the bus is considered "busy." After a STOP condition, the bus is considered "free." The ISL76534 also supports repeated STARTs, where the bus will remain busy for continued transaction(s).

### Byte Format

Every byte on the SDA must be 8 bits in length. After every byte of data sent by the transmitter, there must be an acknowledge bit (from the receiver) to signify that the previous 8 bits were transferred successfully. Data is always transferred on the SDA with the Most Significant Bit (MSB) first. If the data is larger than 8 bits then it can be separated into multiple 8-bit bytes. See ["Data Word \(WRITE/READ\)" on page 19](#).

### Acknowledge (ACK)

Each 8-bit data transfer is followed by an Acknowledge (ACK) bit from the receiver. The Acknowledge bit signifies that the previous 8 bits of data was transferred successfully (master-slave or slave-master).

When the master sends data to the slave (e.g. during a WRITE transaction), after the 8<sup>th</sup> bit of a data byte is transmitted, the master tri-states the SDA line during the 9<sup>th</sup> clock. The slave device acknowledges that it received all 8 bits by pulling down the SDA line, generating an ACK bit.

When the master receives data from the slave (e.g. during a data READ transaction), after the 8<sup>th</sup> bit is transmitted, the slave tri-states the SDA line during the 9<sup>th</sup> clock. The master acknowledges that it received all 8 bits by pulling down the SDA line, generating an ACK bit.




FIGURE 25. I<sup>2</sup>C TIMING DEFINITIONS

TABLE 1. I<sup>2</sup>C TIMING CHARACTERISTICS

PARAMETER	SYMBOL	FAST-MODE		STANDARD-MODE		UNIT
		MIN	MAX	MIN	MAX	
SCL Clock Frequency	f <sub>SCL</sub>	0	400	0	100	kHz
Set-Up Time for a START Condition	t <sub>SU:STA</sub>	0.6		4.7		μs
Hold Time for a START Condition	t <sub>HD:STA</sub>	0.6		4.0		μs
Set-Up Time for a STOP Condition	t <sub>SU:STO</sub>	0.6		4.0		μs
Bus Free Time between a STOP and START Condition	t <sub>BUF</sub>	1.3		4.7		μs
Data Set-Up Time	t <sub>SU:DAT</sub>	100		250		ns
Data Hold Time	t <sub>HD:DAT</sub>	0		0		μs
Rise Time of SDA and SCL (Note 9)	t <sub>r</sub>	20 + 0.1C <sub>b</sub>	300		1000	ns
Fall Time of SDA and SCL (Note 9)	t <sub>f</sub>	20 + 0.1C <sub>b</sub>	300		300	ns

NOTE:

9. C<sub>b</sub> = total capacitance of one bus line in pF

### Not Acknowledge (NACK)

A Not Acknowledge (NACK) is generated when the receiver does not pull down the SDA line during the acknowledge clock (i.e., SDA line remains HIGH during the 9<sup>th</sup> clock). This indicates to the master that it can generate a STOP condition to end the transaction and free the bus.

A NACK can be generated for various reasons, for example:

- After an I<sup>2</sup>C device address is transmitted, there is NO receiver with that address on the bus to respond.
- The receiver is busy performing an internal operation (e.g. reset, recall, etc.), and cannot respond.
- The master (acting as a receiver) needs to indicate the end of a transfer with the slave (acting as a transmitter).

### Device Address and R/W Bit

Data transfers follow the format shown in [Figures 26](#) through [27](#). After a valid START condition, the first byte sent in a transaction contains the 7-bit device (slave) Address plus a direction (R/W) bit. The Device Address identifies which device (of up to 127 devices on the I<sup>2</sup>C bus) the master wishes to communicate with.

After a START condition, the ISL76534 monitors the first 8 bits (Device Address byte) and checks for it is 7-bit Device Address in the MSBs. If it recognizes the correct Device Address it will ACK, and becomes ready for further communication. If it does not see it is Device Address, it will sit idle until another START condition is issued on the bus.

To access the ISL76534 DACs, the Device Addresses allowed are 0x74 hex (1110100x), or 0x75 hex (1110101x). The first 6 bits (b<sub>7</sub> to b<sub>2</sub>, MSBs) of the 7-bit device address have been factory programmed and are always 111010. Only the least significant bit of the Device Address (bit b<sub>1</sub>, LSB) is allowed to change. The value of the LSB (bit b<sub>1</sub>) is set by the hardware “A0” pin. When A0 = HIGH, the device will only respond to a Device Address of 0x75. When A0 = LOW, the device will only respond to a Device Address of 0x74. This allows for two ISL76534 devices to be used on the same I<sup>2</sup>C bus, each with a different Device Address.

Note: The eighth bit of the Device Address byte (bit b<sub>0</sub>) indicates the direction of transfer, READ or WRITE (R/W). A “0” indicates a WRITE operation- the master will transmit data to the ISL76534 (receiver). A “1” indicates a Read operation- the master will receive data from the ISL76534 (transmitter).

## Application Information

### ISL76534 Communication Protocol

The ISL76534 allows the user to sequentially read or write all the registers with a single multi-byte I<sup>2</sup>C READ or WRITE operation (“Burst Mode”).

The ISL76534 also allows the user to READ or WRITE to a specific register only (or a specific range of registers), using Register Pointer addressing (“Register Mode”). With Register Mode, a specific V<sub>COM</sub> value, Gamma DAC value or range of values may be read or written without having to read or write the other registers.

### Register Description and Pointer

[Table 2](#) contains a detailed register description. All registers contain 10 bits, which span over two data bytes (16 bits) and the data is latched-in after the 16<sup>th</sup> bit (LSB) is received. The only exception is the Control Register, where the data is latched in after the first 8 bits are received.

Reading/writing always begins at location specified by the Register Pointer. The Register Pointer automatically increments by 0x01 with every two bytes transferred. For example, when using Register Pointer 0x01 to address DAC1 (MSB and LSB), the device automatically increments the pointer to 0x02, 0x03... after every two data bytes are received. This enables Burst Mode operation where only the first Register Pointer for a given sequence of registers is needed.

To address separate or non-sequential register locations, a full I<sup>2</sup>C START, Device Address, Register Pointer, Data..., STOP sequence must be used to address each register location; see [“WRITE TRANSACTION” on page 15](#).

The Control Register is located at Register Pointer 0x00, while the 10-bit DAC data is at Register Pointers 0x01 through 0x0F.

TABLE 2. REGISTER DESCRIPTION

REGISTER POINTER	REGISTER	BIT(S)	FUNCTION NAME	DESCRIPTION
0x00	Control Byte (data latched in after each byte, b[15:8] and b[7:0], is received by I <sup>2</sup> C)	15:14	Reserved	Set to 0
		13:12	Reserved	Set to 0
		11	Output Enable (active low)	0: Outputs Enabled, default at power-ON 1: Outputs Disabled
		10:9	Recall EEPROM	00: Normal Operation 11: When Register Pointer 0x00 = 0x06; "Software Reset." Recalls stored EEPROM data to DAC registers. Device will NACK during the 9th SCL pulse when a Reset command is issued.
		8:0	Reserved	Set to 0
0x01 ~ 0x0F	Gamma Data	15	Reserved	Set to 0
		14	Write EEPROM	0: Write data to DAC only 1: Write data to DAC and EEPROM
		13:10	Reserved	Set to 0
		9:0	DAC data	10-bit data for DACs 1 through 15
0x10 ~ 0xFF	Reserved	15:0	Reserved	Do not write data to these registers

## NOTES:

10. Any Register Pointers not indicated in [Table 2](#) are Reserved Registers, and should not be used.
11. A write to an EEPROM register can take up to 35ms to complete. To avoid errors and ensure correct EEPROM data, any writes to EEPROM registers should be spaced at least 35ms apart. For more information, refer to ["Writing to the EEPROM" on page 20](#).

## Write Operation

[Table 3](#) describes a write operation and [Figures 26](#) and [27](#) shows the write timing diagram.

**TABLE 3. WRITE TRANSACTION**

I <sup>2</sup> C DATA FROM MASTER	I <sup>2</sup> C DATA FROM ISL76534	NOTES
START		I <sup>2</sup> C START Signal
0xE8 or 0xEA	ACK	Send Device Address + R/ $\overline{W}$ bit (depends on the state of A0 pin) 1110100 + 0, if A0 = LOW 1110101 + 0, if A0 = HIGH
Register Pointer	ACK	Register Pointer indicating starting register location to write to. Register Pointer = 0x00 for Control Byte Register Pointer = 0x01 for DAC 1 MSB/LSB data Register Pointer = 0x02 for DAC 2 MSB/LSB data ... Register Pointer = 0x0E for DAC 14 MSB/LSB data Register Pointer = 0x0F for DAC 15 MSB/LSB data  For more information on the Register Pointer see <a href="#">Table 2 on page 14</a> .
Byte 1	ACK	If Register Pointer = 0x00, Byte 1 is the Control Byte. When Register Pointer = 0x00 and Byte 1 = 0x06, data is recalled from EEPROM and written into the DAC registers (RAM).  If Register Pointer = 0x01 or more, Byte 1 is the MSB byte of the DAC word
Byte 2	ACK	If Register Pointer = 0x00, Byte 2 is a null byte and will be ignored If Register Pointer = 0x01 or more, Byte 2 is the LSB of the DAC word
Byte 3	ACK	MSB of DAC (1 + Register Pointer). Ex) Register Pointer = 0x00, MSB of DAC1
Byte 4	ACK	LSB of DAC (1 + Register Pointer). Ex) Register Pointer = 0x00, LSB of DAC1
Byte 5	ACK	MSB of DAC (2 + Register Pointer)
Byte 6	ACK	LSB of DAC (2 + Register Pointer)
...	...	The WRITE operation can be stopped at any time after a register has been written. The DAC channel output is updated after ALL 10-bit channel data is received.
STOP		I <sup>2</sup> C STOP Signal

# Write Timing Diagrams




FIGURE 26. WRITE DATA BYTES




FIGURE 27. RECALL DATA FROM EEPROM (SOFTWARE RESET)




## Read Operation

[Table 4](#) describes a Read operation and [Figure 28](#) shows the read timing diagram.

TABLE 4. READ TRANSACTION

I <sup>2</sup> C DATA FROM MASTER	I <sup>2</sup> C DATA FROM ISL76534	NOTES
START		I <sup>2</sup> C START Signal
0xE8 or 0xEA	ACK	Send Device Address + R/ $\overline{W}$ Bit (depends on the state of A0 pin) 1110100 + 0, if A0 = LOW 1110101 + 0, if A0 = HIGH
Register Pointer	ACK	Register Pointer indicating starting register location to write to. Register Pointer = 0x00 for Control Byte Register Pointer = 0x01 for DAC 1 MSB/LSB data Register Pointer = 0x02 for DAC 2 MSB/LSB data ... Register Pointer = 0x0E for DAC 14 MSB/LSB data Register Pointer = 0x0F for DAC 15 MSB/LSB data  For more information on the Register Pointer see <a href="#">Table 2 on page 14</a> .
STOP		I <sup>2</sup> C STOP signal
START		I <sup>2</sup> C START signal
0xE9	ACK	Send Device Address + R/ $\overline{W}$ Bit 1110100 + 1
0xE9 or 0xEB	ACK	Send Device Address + R/ $\overline{W}$ Bit (depends on the state of A0 pin) 1110100 + 1, if A0 = LOW 1110101 + 1, if A0 = HIGH
ACK	Byte 1	If Register Pointer = 0x00, Byte 1 is a Null Byte If Register Pointer = 0x01 or more, Byte 1 is the MSB byte of the DAC word ...
ACK	Byte 2	If Register Pointer = 0x00, Byte 2 is a Null Byte If Register Pointer = 0x01 or more, Byte 2 is the LSB byte of the DAC word ...
ACK	Byte 3	MSB of DAC (1 + Register Pointer). Ex) Register Pointer = 0x00, MSB of DAC1
ACK	Byte 4	LSB of DAC (1 + Register Pointer). Ex) Register Pointer = 0x00, LSB of DAC1
ACK	Byte 5	MSB of DAC (2 + Register Pointer)
ACK	Byte 6	LSB of DAC (2 + Register Pointer)
...	...	The READ operation can be stopped at any time after a register has been read
NAK	DAC 15 LSB	8 LSBs of DAC 15's 10-bit value: dddd dddd
STOP		I <sup>2</sup> C STOP Signal

# Read Timing Diagram



NOTE: The READ operation can be stopped at any time after the DAC register data has been read by sending a STOP condition.

FIGURE 28. READ TIMING DIAGRAM

TABLE 5. DAC CALCULATION

b <sub>15</sub>	b <sub>14</sub>	b <sub>13</sub>	b <sub>12</sub>	b <sub>11</sub>	b <sub>10</sub>	b <sub>9</sub>	b <sub>8</sub>	b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>
						1	0	1	1	1	0	1	0	1	0

$$2^9 \times (1) + 2^8 \times (0) + 2^7 \times (1) + 2^6 \times (1) + 2^5 \times (1) + 2^4 \times (0) + 2^3 \times (1) + 2^2 \times (0) + 2^1 \times (1) + 2^0 \times (0)$$

## Data Word (WRITE/READ)

Data Words contain the data written or read from the 10-bit DACs. Each 10-bit DAC data is transmitted in one word (e.g. two bytes, 16-bits), as shown in [Table 5](#). Bits [b<sub>9</sub>:b<sub>0</sub>] represent the 10-bit data. Bits [b<sub>15</sub>:b<sub>10</sub>] are “do not cares” and will default to zero when reading data, however, when writing data bit b<sub>14</sub> indicates the type of write. If b<sub>14</sub> = ‘0’: WRITE data to the DAC register; if b<sub>14</sub> = ‘1’: WRITE data to the DAC and EEPROM (program).

For any DAC, the first data byte of the word is called the Upper Byte (or MSB), and the two LSBs of this byte represent the MSBs of the 10-bit data, [b<sub>9</sub>:b<sub>8</sub>]. The second data byte of the word, or Lower Byte (LSB), contains the remaining 8-bits (LSBs) of the 10-bit DAC data, [b<sub>7</sub>:b<sub>0</sub>]. These data words provide the DAC values that ultimately determine the output voltages of the ISL76534.

Refer to [Table 2](#) for more information about the byte structure, and refer to the following sections for information about the expected DAC output voltage.

## DAC Transfer Function of OUT1-OUT14

[Equation 1](#) shows the transfer function for each 10-bit DAC channel (expected output voltage). The transfer function relates the REF<sub>IN</sub> voltage and a DAC\_CODE to a DAC output voltage, “V<sub>OUT</sub>.” The DAC\_CODE is the decimal value of the 10-bit data written to a given DAC channel.

$$V_{OUT} = REF_{IN} \times \frac{DAC\_CODE}{1024} \quad (EQ. 1)$$

DAC\_CODE: 0 ~ 1023

Example calculation to find the expected V<sub>OUT</sub>:

$$A_{VDD} = 15V \quad REF_{IN} = 14.75V$$

$$1LSB = \frac{14.75V}{1024} = 14.40mV$$

$$V_{OUT} = 14.40mV \times DAC\_CODE$$

$$V_{OUT}(DAC\_CODE = 512) = 14.40mV \times 512 = 7.375V$$

## DAC Output Accuracy

The relationship between the actual/measured DAC output voltage and the expected voltage is the “Output Accuracy” (OUT<sub>AC</sub>). [Equation 2](#) shows how to determine output accuracy:

$$OUT_{AC} = V_{OUT(expected)} - V_{OUT(measured)} \quad (EQ. 2)$$

The ISL76534 features are very good and have consistent output accuracy across all DAC codes and REF<sub>IN</sub> voltages, ±15mV (typical). Some competitor devices have diverging accuracy performance near the high rail and have significantly larger output accuracy variances compared to ISL76534.

The output accuracy performance of the ISL76534 provides highly accurate reference voltages ideal for TFT-LCD applications. This is important in TFT-LCD applications that require the DACs/EEPROM to be programmed with the same digital codes (e.g. gamma references determined from gamma calibration) on a production line, and especially when using reflected code

gamma calibration methods. Ensuring accurate gamma references is also important for optimizing pixel/panel reliability.

## DAC Reference Voltage

The REF<sub>IN</sub> pin is the reference voltage input for the 10-bit DACs. It is a high impedance input. The voltage can be set using an external resistor divider, regulated voltage, or tied directly to the A<sub>VDD</sub> power rail. The REF<sub>IN</sub> pin should always be well bypassed to minimize noise, and provide the best DAC performance. Use a 0.1μF ceramic capacitor (to GND), placed as close to the pin as possible.

See example of the typical application circuits in [Figures 30](#) and [31](#).

## DAC Channel Outputs

The DAC output buffers are optimized to drive rail-to-rail for optimal flexibility. Generally, in a TFT-LCD half of the required gamma reference voltages will lie between V<sub>COM</sub> and A<sub>VDD</sub> (or REF<sub>IN</sub>), and the other half will lie between V<sub>COM</sub> and GND. For maximum flexibility, all ISL76534 outputs (OUT1-OUT14) can drive to within 100mV of REF<sub>IN</sub> (A<sub>VDD</sub> = REF<sub>IN</sub>) and to within 85mV of GND (with ±5mA load). See “Electrical Specifications” table on [page 6](#) for more details about output channel capabilities.

Each DAC is updated as soon as the entire 10-bit value for that DAC is received via I<sup>2</sup>C. DAC data is latched, and the respective DAC responds, on the falling edge of the 8th SCL clock (which corresponds to the DAC LSB data bit, bit b<sub>0</sub>).

## V<sub>COM</sub> Amplifier

The ISL76534 V<sub>COM</sub> amplifier is capable of rail-to-rail output swings and the ability to drive highly capacitive loads. It can source/sink up to 100mA of continuous current and over 500mA of peak current. The output capability of the V<sub>COM</sub> amplifier is described in detail in “Electrical Specifications” table on [page 6](#).

The V<sub>COM</sub> amplifier is powered from a separate power supply than the rest of the IC, called A<sub>VDD\_AMP</sub>. This allows A<sub>VDD\_AMP</sub> to be set at a voltage lower than A<sub>VDD</sub>, to save system power. Though it is acceptable to set A<sub>VDD\_AMP</sub> = A<sub>VDD</sub>.

A<sub>VDD\_AMP</sub> is not required for the rest of the IC to operate, so if an application is not utilizing the V<sub>COM</sub> Amplifier in the ISL76534 (OUTCOM), then A<sub>VDD\_AMP</sub> can be tied to GND to disable the function and save IC and system power. If A<sub>VDD\_AMP</sub> is powered but not connected in the application, then the V<sub>COM</sub> amplifier should be set in a buffer (A<sub>V</sub> = +1) configuration (INN\_COM tied to OUTCOM). See example typical application circuits in [Figures 30](#) and [31](#).

The device offers access to the inverting pin of the amplifier, INN\_COM, which enables various types of circuit configurations depending on the requirements of the TFT-LCD panel architecture. Most common applications either buffer the amplifier for direct driving and response (INN\_COM tied to OUTCOM), or they may utilize feedback from the TFT-LCD panel as an input to the INN\_COM pin.

## Output Stability

The ISL76534 outputs are designed to drive capacitive loads, such as in TFT-LCD panel. However, purely capacitive loads should not exceed 1nF without appropriate external load isolation and/or amplifier compensation.

As load capacitance increases, the -3dB bandwidth will decrease and peaking can occur. Depending on the application, it may be necessary to reduce peaking and improve device stability. To do this, a snubber circuit (compensation) or a series resistor (isolation) may be added to the output of the ISL76534.

A snubber is a shunt load consisting of a resistor in series with a capacitor. An optimized snubber can improve the phase margin and the stability of the ISL76534 by adding a zero in the loop response. The advantage of a snubber circuit is that it does not draw any DC load current or reduce the gain.

Another method to reduce peaking is to add a series output resistor (typically between 1Ω to 10Ω). Depending on the capacitive loading, a small value resistor may be the most appropriate choice to minimize any reduction in gain.

## Write Protection ( $\overline{WP}$ )

The ISL76534 has an I<sup>2</sup>C write protection ( $\overline{WP}$ ) pin.  $\overline{WP}$  is a logic level input pin and is active low.

- $\overline{WP} = 0$  (LOW): Protected, device ignores I<sup>2</sup>C data writes to the internal DAC registers and EEPROM
- $\overline{WP} = 1$  (HIGH): Not Protected, device allows I<sup>2</sup>C data writes to the internal DAC registers and EEPROM

Whether  $\overline{WP}$  is set HIGH or LOW, the device will ACK to proper I<sup>2</sup>C commands, however, when  $\overline{WP} = \text{LOW}$  the device internally ignores the data bytes.

The logic state of  $\overline{WP}$  can be changed during device operation. However,  $\overline{WP}$  should not be changed during the EEPROM write procedure time.

## Writing to the EEPROM

During an I<sup>2</sup>C transaction, setting bit b<sub>14</sub> of a Data Word HIGH indicates to the device that the data in that same Data Word should be written to both the DAC and EEPROM. The EEPROM programming cycle for the appropriate channel(s) is started as soon as a subsequent STOP command is issued on the I<sup>2</sup>C bus.

After the STOP condition is issued, it takes up to 35ms (maximum) for a single EEPROM Register Write, and 420ms (maximum) to write all registers to EEPROM. To ensure EEPROM data validity, wait at least 35ms between single EEPROM Register Writes, and before sending any other I<sup>2</sup>C commands. When writing all registers to EEPROM, wait at least 420ms before sending any other I<sup>2</sup>C commands. During the EEPROM programming cycle time, the device's I<sup>2</sup>C bus is internally busy and will NACK I<sup>2</sup>C commands.

Note, the normal DAC writes (bit b<sub>14</sub> = '0') can be written to as quickly as the I<sup>2</sup>C bus can support.

## OUT1-OUT14 AND OUTCOM BEHAVIOR

During the EEPROM writing/programming cycle the ISL76534 gamma outputs (OUT1-OUT14) and V<sub>COM</sub> amplifier output (OUTCOM) remain enabled.

## Recalling The EEPROM

There are two ways to initiate a recall of the stored EEPROM data:

- Automatic recall - Power cycle (or power-ON) the device
- Manual recall - Perform a "software reset" using I<sup>2</sup>C

The recall operation will overwrite all current DAC register values with the values stored in EEPROM.

## AUTOMATIC RECALL

When the device is powered-ON, the ISL76534 automatically recalls the EEPROM data and loads it into the DAC registers (RAM) after D<sub>VDD</sub> reaches ~2.2V. The time for the EEPROM recall to complete is the "t<sub>Data\_loading</sub>" time and is 6ms (typical) by design. This operation restores all DAC registers to the values stored in EEPROM.

## MANUAL RECALL

A recall can be initiated by performing a software reset using I<sup>2</sup>C. A software reset is done by writing data 0x06 to Register Pointer 0x00 (Control Byte), and then on the falling edge of 8<sup>th</sup> SCL clock (of the Control Byte), the recall operation will be started. The device will then issue a NACK on the 9<sup>th</sup> SCL clock.

Recalling the ISL76534 EEPROM data to the output DACs takes 6ms typical) to complete. During the EEPROM recall time (power-ON or during a software reset), OUT1-OUT14 and OUTCOM will be set to high impedance and the device will NACK to any I<sup>2</sup>C commands. Once the EEPROM recall is complete OUT1-OUT14 and OUTCOM will enable simultaneously and the outputs will slew to the correct level. If some or all of the outputs (OUT1-OUT14, OUTCOM) need to be defined (not high impedance) during this delay time, an external resistor divider may be used to set a "coarse" voltage until the DAC outputs are enabled.

Note, the ISL76534 EEPROM values are pre-programmed to the default values explained in the ["DEFAULT EEPROM VALUES"](#) section.

## EEPROM Default Values

The ISL76534 has factory programmed (default) EEPROM values for the output channels, which will be recalled from EEPROM and loaded to the DAC registers at initial power-ON. The default EEPROM values are shown in [Table 6](#).

TABLE 6. DEFAULT EEPROM VALUES

DAC #	CHANNEL	CODE (hex)	EXPECTED OUTPUT VOLTAGE (V)
DAC1-14	OUT1-14	0x000	GND
DAC15	OUTCOM	0x200	REF <sub>IN</sub> /2

## UVLO and Output Enable

The ISL76534 includes an Undervoltage Lock-Out (UVLO) for  $A_{VDD}$ . At power-ON the output drivers, OUTx and OUTCOM, are initially in a high impedance (disabled) state,  $A_{VDD} < UVLO$ .

The OUT1-OUT14 outputs are ENABLED when the internal EEPROM recall has been completed (see “Recalling The EEPROM” on [page 20](#)), and  $A_{VDD}$  rises above 4.5V (maximum). Although OUTCOM is powered from  $A_{VDD\_AMP}$ , it is internally linked to the  $A_{VDD}$  UVLO function. The OUTCOM will be enabled when  $A_{VDD}$  and  $A_{VDD\_AMP}$  rise above 4.5V (maximum).

The OUT1-OUT14 and OUTCOM outputs are DISABLED if  $A_{VDD}$  falls below 3.5V (minimum).

## Power Sequencing

The ISL76534 has no restrictions on power supply sequencing of  $A_{VDD}$  and  $D_{VDD}$ .  $A_{VDD\_AMP}$  should not exceed  $A_{VDD}$ .  $A_{VDD\_AMP}$  can also be set to GND to disable the function.

The DAC reference,  $REF_{IN}$ , voltage should not exceed  $A_{VDD}$ . This ensures the ESD protection diodes from  $REF_{IN}$  to  $A_{VDD}$  do not become forward biased. If  $REF_{IN}$  does exceed  $A_{VDD}$ , then the current flow through the ESD diode should not exceed 10mA.

## Thermal Shutdown

The ISL76534 features thermal shutdown, which protects the device from damage due to overheating. When the junction (die) temperature rises to 160 °C (typical) all outputs, OUTx and OUTCOM, are disabled (high-impedance). When the die temperature cools by 20 °C (typical) all outputs are re-enabled.

## Power Dissipation

With high short-circuit and continuous output current capability for each channel, it is possible to exceed the +150 °C absolute maximum junction (die) temperature. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load or circuit conditions need to be modified to keep the device in a safe operating region.

The maximum power dissipation allowed in a package is determined according to [Equation 3](#):

$$P_{DMAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}} \quad (\text{EQ. 3})$$

Where:

- $T_{JMAX}$  = Maximum junction temperature
- $T_{AMAX}$  = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package
- $P_{DMAX}$  = Maximum power dissipation in the package

For more details on the allowable package power dissipation, refer to [Figures 23](#) and [24](#).

## Power Supply Bypassing and Printed Circuit Board Layout

Good Printed Circuit Board (PCB) layout is necessary for optimum performance. The following are recommendations to achieve optimum high frequency performance from your PCB.

- To optimize thermal performance, solder the ISL76534's exposed thermal pad to GND. PCB vias should be placed below the device's exposed thermal pad and connected to GND to transfer heat away from the device (see “General PowerPAD Design Considerations”). If the thermal pad is not connected to GND then it should be electrically isolated.
- Maximize use of AC decoupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e., no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- When testing, use good quality connectors and cables, match cable types and keep cable lengths to a minimum.
- A minimum of two power supply decoupling capacitors are recommended (typically 4.7µF and 0.1µF) per supply and placed as close to the IC as possible. Avoid placing vias between the capacitor and the device because vias add unwanted inductance. Larger value capacitors can be placed farther away.

## General PowerPAD Design Considerations

[Figure 29](#) is an example of how to use vias to distribute heat away from an IC.




FIGURE 29. PCB VIA PATTERN

For optimal thermal performance, use vias to distribute heat away from the IC and to a system power plane. Fill the thermal pad area with vias that are spaced 3x their radius (typically), center-to-center, from each other. The via diameters should be kept small, but they should be large enough to allow solder wicking during reflow. To optimize heat transfer efficiency, do not connect vias using “thermal relief” patterns. Vias should be directly connected to the plane with plated through-holes.

Connect all vias to the correct voltage potential (power plane) indicated in the datasheet. For the ISL76534, the thermal pad potential is ground (GND).

# Typical Applications




FIGURE 30. TFT-LCD GAMMA and  $V_{COM}$  REFERENCE GENERATOR




FIGURE 31. TFT-LCD GAMMA REFERENCE GENERATOR:  $V_{COM}$  AMPLIFIER DISABLED

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
July 27, 2016	FN8866.0	Initial release

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at [www.intersil.com](http://www.intersil.com).

You may report errors or suggestions for improving this datasheet by visiting [www.intersil.com/ask](http://www.intersil.com/ask).

Reliability reports are also available from our website at [www.intersil.com/support](http://www.intersil.com/support).

© Copyright Intersil Americas LLC 2016. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)

Intersil Automotive Qualified products are manufactured, assembled and tested utilizing TS16949 quality systems as noted in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

*Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*






For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

# Package Outline Drawing

## L28.4x5D

28 LEAD SUPER THIN QUAD FLAT NO LEAD PLASTIC PACKAGE

Rev 0, 3/11



**NOTES:**

1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
4. Dimension applies to the metallized terminal. If terminal has a radius on its end, dimension should not be measured in that radius area.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Reference Document: JEDEC MO-228.