




<b>1. Specifications</b>	<b>3</b>
1.1 Package Pinout	3
1.2 Pin Description	3
1.3 Absolute Maximum Ratings	3
1.4 ESD Rating	3
1.5 General Conditions	3
1.6 Switch Specifications	4
1.6.1 Break Switches, SW1 and SW2	4
1.6.2 TEST_OUT Switches SW3 & SW4 and TEST BRIDGE Switches SW7 & SW8	5
1.6.3 TEST_IN Switches, SW5 and SW6	6
1.7 Digital I/O Electrical Specifications	7
1.8 Voltage and Power Specifications	7
1.9 Protection Circuitry Specifications	7
1.10 Truth Table	8
<b>2. Functional Description</b>	<b>9</b>
2.1 Introduction	9
2.2 Description	9
2.2.1 Overview	9
2.2.2 Logic States	9
2.3 Switch Logic and Control	10
2.3.1 Introduction	10
2.3.2 Under Voltage Detection and Switch Lock Out	10
2.3.2.1 Power Up Sequence	10
2.3.2.2 Hot Plug and Power Up Circuit Design Considerations	10
2.3.2.3 Power Loss Sequence	11
2.3.3 Data Latch	11
2.4 T <sub>SD</sub> Pin Description	11
2.5 Power Supplies	12
2.6 Protection	12
2.6.1 Current Limiting function	12
2.6.2 Thermal Shutdown	12
2.7 External Protection Elements	12
<b>3. Manufacturing Information</b>	<b>13</b>
3.1 Moisture Sensitivity	13
3.2 ESD Sensitivity	13
3.3 Reflow Profile	13
3.4 Board Wash	13
3.5 Package Dimensions	14
3.6 Tape and Reel Packaging Dimensions	14

## 1. Specifications

### 1.1 Package Pinout



### 1.2 Pin Description

Pin	Name	Description
1	V <sub>DD</sub>	+12.5V <sub>DC</sub> supply
2	GND	Ground
3	T <sub>SD</sub>	I/O, All Off control, Thermal shutdown flag
4	N/C	No Connect - Do not use
5	T <sub>BAT</sub>	Tip lead to the SLIC
6	T <sub>LINE</sub>	Tip lead of the line side
7	T <sub>TEST_OUT</sub>	Tip lead of the Test Out (Drop Test) bus
8	T <sub>TEST_IN</sub>	Tip lead of the Test In (Channel Test) bus
9	R <sub>TEST_IN</sub>	Ring lead of the Test In (Channel Test) bus
10	R <sub>TEST_OUT</sub>	Ring lead of the Test Out (Drop Test) bus
11	R <sub>LINE</sub>	Ring lead of the line side
12	R <sub>BAT</sub>	Ring lead to the SLIC
13	LATCH	Input, Data latch enable
14	IN <sub>C</sub>	Input, Logic control
15	IN <sub>B</sub>	Input, Logic control
16	IN <sub>A</sub>	Input, Logic control

### 1.3 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
+12 V power supply (V <sub>DD</sub> )	-0.3	15	V
Logic input voltage	-0.3	6	V
Logic input to switch output isolation	-	225	V
Switch open-contact to ground isolation	-	225	V
Switch open, contact to contact isolation	-	320	V
Operating relative humidity	5	95	%
Operating temperature	-40	+110	°C
Storage temperature	-40	+150	°C

Absolute maximum electrical ratings are at 25°C.

*Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.*

### 1.4 ESD Rating

ESD Rating (Human Body Model)
1000 V

### 1.5 General Conditions

Unless otherwise specified, minimum and maximum values are guaranteed by production testing requirements.

Typical values are characteristic of the device at 25° C and are the result of engineering evaluations. They are provided for information purposes only and are not part of the testing requirements.

Specifications cover the operating temperature range T<sub>A</sub> = -40° C to +85° C. Also, unless otherwise specified all testing is performed with V<sub>DD</sub> = 12.5 V<sub>dc</sub>, logic low input voltage is 0 V<sub>dc</sub> and logic high voltage is 3.3 V<sub>dc</sub>.

## 1.6 Switch Specifications

### 1.6.1 Break Switches, SW1 and SW2

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-State Leakage Current	$V_{SW1}$ (differential) = $T_{LINE}$ to $T_{BAT}$ $V_{SW2}$ (differential) = $R_{LINE}$ to $R_{BAT}$ Applied voltage maximum $\pm 225$ V to ground All-Off state.					
	+25° C, $V_{SW}$ (differential) = $\pm 320$ V	$I_{SW}$	-	0.1	1	$\mu A$
	+85° C, $V_{SW}$ (differential) = $\pm 330$ V			0.3		
	-40° C, $V_{SW}$ (differential) = $\pm 310$ V			0.1		
On Resistance	$I_{SW(on)}$ = $\pm 10$ mA, $\pm 40$ mA					
	+25° C	$R_{ON}$	8	14.7	-	$\Omega$
	+85° C			21.1	28	
	-40° C			10.7	-	
On Resistance Matching	Per SW1 & SW2 On Resistance test conditions.	$\Delta R_{ON}$	-	0.15	0.8	$\Omega$
DC current limit	$V_{SW}$ (on) = $\pm 10$ V, +25° C	$I_{SW}$	-	300	-	mA
	$V_{SW}$ (on) = $\pm 10$ V, +85° C		80	160		
	$V_{SW}$ (on) = $\pm 10$ V, -40° C		-	400	425	
Dynamic current limit ( $t \leq 0.5 \mu s$ )	Break switches on, all other switches off. Apply $\pm 1$ kV $10 \times 1000 \mu s$ pulse with appropriate protection in place.	$I_{SW}$	-	1.0	-	A
Logic input to switch output isolation	+25° C, Logic inputs = gnd, $V_{SW}$ ( $T_{LINE}$ , $R_{LINE}$ ) = $\pm 225$ V $V_{SW}$ ( $T_{BAT}$ , $R_{BAT}$ ) = $\pm 225$ V	$I_{SW}$	-	0.1	1	$\mu A$
	+85° C, Logic inputs = gnd, $V_{SW}$ ( $T_{LINE}$ , $R_{LINE}$ ) = $\pm 225$ V $V_{SW}$ ( $T_{BAT}$ , $R_{BAT}$ ) = $\pm 225$ V		-	0.3		
	-40° C, Logic inputs = gnd, $V_{SW}$ ( $T_{LINE}$ , $R_{LINE}$ ) = $\pm 225$ V $V_{SW}$ ( $T_{BAT}$ , $R_{BAT}$ ) = $\pm 225$ V		-	0.1		
dv/dt sensitivity	-	-	-	500	-	V/ $\mu s$

1.6.2 TEST\_OUT Switches SW3 & SW4 and TEST BRIDGE Switches SW7 & SW8

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-State Leakage Current	$V_{SW3}$ (differential) = $T_{LINE}$ to $T_{TEST\_OUT}$ $V_{SW4}$ (differential) = $R_{LINE}$ to $R_{TEST\_OUT}$ $V_{SW7}$ (differential) = $T_{TEST\_OUT}$ to $T_{TEST\_IN}$ $V_{SW8}$ (differential) = $R_{TEST\_OUT}$ to $R_{TEST\_IN}$ Applied voltage maximum $\pm 225$ V to ground All-Off state.					
	+25° C, $V_{SW}$ (differential) = $\pm 320$ V	$I_{SW}$	-	0.1	1	$\mu A$
	+85° C, $V_{SW}$ (differential) = $\pm 330$ V			0.3		
	-40° C, $V_{SW}$ (differential) = $\pm 310$ V			0.1		
On Resistance	$I_{SW}(on) = \pm 0$ mA, $\pm 10$ mA,	$R_{ON}$				$\Omega$
	+25° C			60	-	
	+85° C			85	110	
	-40° C		30	50	-	
On Resistance Matching	Per On Resistance test conditions.					
	SW3 & SW4	$\Delta R_{ON}$	-	0.5	2	$\Omega$
	SW7 & SW8					
DC current limit	$V_{SW}(on) = \pm 10$ V, +25° C	$I_{SW}$	-	135	-	mA
	$V_{SW}(on) = \pm 10$ V, +85° C		70	85		
	$V_{SW}(on) = \pm 10$ V, -40° C		-	210	250	
Dynamic current limit ( $t \leq 0.5 \mu s$ )	Test_OUT switches on, all other switches off. Apply $\pm 1$ kV 10x1000 $\mu s$ pulse with appropriate protection in place.	$I_{SW}$	-	0.7	-	A
Logic input to switch output isolation	+25° C, Logic inputs = gnd, $V_{SW3}$ ( $T_{TEST\_OUT}$ ) = $\pm 225$ V $V_{SW4}$ ( $R_{TEST\_OUT}$ ) = $\pm 225$ V	$I_{SW}$	-	0.1	1	$\mu A$
	+85° C, Logic inputs = gnd, $V_{SW3}$ ( $T_{TEST\_OUT}$ ) = $\pm 225$ V $V_{SW4}$ ( $R_{TEST\_OUT}$ ) = $\pm 225$ V			0.3		
	-40° C, Logic inputs = gnd, $V_{SW3}$ ( $T_{TEST\_OUT}$ ) = $\pm 225$ V $V_{SW4}$ ( $R_{TEST\_OUT}$ ) = $\pm 225$ V			0.1		
dv/dt sensitivity	-	-	-	500	-	V/ $\mu s$

1.6.3 TEST\_IN Switches, SW5 and SW6

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
Off-State Leakage Current	$V_{SW5}$ (differential) = $T_{TEST\_IN}$ to $T_{BAT}$ $V_{SW6}$ (differential) = $R_{TEST\_IN}$ to $R_{BAT}$ Applied voltage maximum $\pm 225$ V to ground All-Off state.					
	+25° C, $V_{SW}$ (differential) = $\pm 320$ V	$I_{SW}$	-	0.1	1	$\mu A$
	+85° C, $V_{SW}$ (differential) = $\pm 330$ V			0.2		
	-40° C, $V_{SW}$ (differential) = $\pm 310$ V			0.1		
On Resistance	$I_{SW(on)}$ = $\pm 10$ mA, $\pm 40$ mA					
	+25° C	$R_{ON}$		38	-	$\Omega$
	+85° C			46	70	
	-40° C		20	28	-	
On Resistance Matching	Per SW5 & SW6 On Resistance test conditions.	$\Delta R_{ON}$	-	0.35	1.4	$\Omega$
DC current limit	$V_{SW}$ (on) = $\pm 10$ V, +25° C	$I_{SW}$	-	125	-	mA
	$V_{SW}$ (on) = $\pm 10$ V, +85° C		80	95		
	$V_{SW}$ (on) = $\pm 10$ V, -40° C		-	165	250	
Dynamic current limit ( $t \leq 0.5 \mu s$ )	Break switches on, all other switches off. Apply $\pm 1$ kV 10x1000 $\mu s$ pulse with appropriate protection in place.	$I_{SW}$	-	1	-	A
Logic input to switch output isolation	+25° C, Logic inputs = gnd, $V_{SW5}$ ( $T_{TEST\_IN}$ ) = $\pm 225$ V $V_{SW6}$ ( $R_{TEST\_IN}$ ) = $\pm 225$ V	$I_{SW}$	-	0.1	1	$\mu A$
	+85° C, Logic inputs = gnd, $V_{SW5}$ ( $T_{TEST\_IN}$ ) = $\pm 225$ V $V_{SW6}$ ( $R_{TEST\_IN}$ ) = $\pm 225$ V		-	0.3		
	-40° C, Logic inputs = gnd, $V_{SW5}$ ( $T_{TEST\_IN}$ ) = $\pm 225$ V $V_{SW6}$ ( $R_{TEST\_IN}$ ) = $\pm 225$ V		-	0.1		
dv/dt sensitivity	-	-	-	500	-	V/ $\mu s$

## 1.7 Digital I/O Electrical Specifications

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
<b>Input Characteristics</b>						
Input voltage, Logic low	Input voltage falling	$V_{IL}$	0.8	1.0	-	V
Input voltage, Logic high	Input voltage rising	$V_{IH}$	-	1.7	2.0	
Input leakage current, Logic high	$V_{DD} = 13.4 \text{ V}$ , $V_{HI} = 2.4 \text{ V}$	$I_{IH}$	-	0.1	1	$\mu\text{A}$
Input leakage current, Logic low	$V_{DD} = 13.4 \text{ V}$ , $V_{IL} = 0.4 \text{ V}$	$I_{IL}$	-	0.1	1	$\mu\text{A}$
<b>Output Characteristics</b>						
Output voltage, $T_{SD}$ Logic low	$V_{DD} = 13.4 \text{ V}$ , $I_{TSD} = 1 \text{ mA}$	$V_{TSD\_on}$	-	0	0.4	V

## 1.8 Voltage and Power Specifications

Parameter	Test Conditions	Symbol	Minimum	Typical	Maximum	Unit
<b>Voltage Requirements</b>						
$V_{DD}$	-	$V_{DD}$	11.4	12.5	13.4	V
<b>Power Specifications</b>						
$V_{DD}$ current	$V_{DD} = 12.5 \text{ V}$ , All states	$I_{DD}$	-	1.67	2	mA
Power consumption	$V_{DD} = 12.5 \text{ V}$ , All states, Measure $I_{DD}$	P	-	20	25	mW

## 1.9 Protection Circuitry Specifications

Parameter	Conditions	Symbol	Minimum	Typical	Maximum	Unit
<b>Thermal Shutdown Specifications</b>						
Shutdown activation temperature	Not production tested - limits are guaranteed by design and Quality Control sampling audits.	$T_{TSD\_on}$	110	125	150	$^{\circ}\text{C}$
Shutdown circuit hysteresis		$T_{TSD\_off}$	10	-	25	$^{\circ}\text{C}$

### 1.10 Truth Table

State	IN <sub>A</sub>	IN <sub>B</sub>	IN <sub>C</sub>	LATCH	T <sub>SD</sub>	Break Switches	TEST_OUT Switches	TEST BRIDGE Switches	TEST_IN Switches
Talk	0	0	0	0	Z <sup>1</sup>	On	Off	Off	Off
TEST_IN	0	0	1			Off	Off	Off	On
TEST_OUT	0	1	0			Off	On	Off	Off
TEST_IN Monitor	0	1	1			On	Off	Off	On
TEST_OUT Monitor	1	0	0			On	On	Off	Off
TEST_IN & OUT	1	0	1			Off	On	Off	On
All-Off	1	1	0			Off	Off	Off	Off
TEST_IN Bridge	1	1	1			Off	Off	On	On
Latched	X	X	X	1	0	Unchanged			
All-Off	X	X	X	X		Off	Off	Off	Off

<sup>1</sup> Z = High Impedance. Because T<sub>SD</sub> has a high impedance output for a logic high it needs to be pulled up to the logic supply through an external resistor.

Break Switches: SW1 and SW2

TEST\_OUT Switches: SW3 and SW4

TEST\_IN Switches: SW5 and SW6

TEST BRIDGE Switches: SW7 and SW8



## 2. Functional Description

### 2.1 Introduction

The CPC7508 LCAS provides the necessary test access functions for line card interfaces supported by ringing SLICs in contemporary Fiber In The Loop (FITL), Fiber To The Home (FTTH) applications and Voice over Internet Protocol (VoIP).

These applications have a different working environment than standard traditional Digital Loop Carrier (DLC) equipment and therefore have unique requirements. Two significant differences are the diverse supply voltages and the interface to ringing SLICs.

The once common 5V supply is generally not available in the modern short loop products made feasible with the advent of broadband services. To support applications where a 5V supply is not available but a 12V supply is, the  $V_{DD}$  input power specification for the CPC7508 has been set accordingly.

Ringing SLICs have replaced the customary standard SLIC and ringing relay configuration and for the LCAS to be compatible with a ringing SLIC, the LCAS internal protection circuits have been removed. This was essential so as not to clip the ringing waveform output from the ringing SLIC.

Traditional test access is provided by two pair of test access switches, TEST\_IN and TEST\_OUT, employing the TEST\_IN & OUT state. Supplementing the traditional test access switches is the TEST BRIDGE switch pair capable of cross connecting the test busses thereby providing the means to validate the status of SW1 and SW2, the Break Switches.

### 2.2 Description

#### 2.2.1 Overview

Because the CPC7508 LCAS utilizes solid-state switch construction to implement the switching functions this means no impulse noise is generated when switching large line potentials. To ensure proper voice performance the linear break switches SW1 and SW2 have exceptionally low  $R_{ON}$  and excellent matching characteristics. The switches have a

minimum open contact breakdown voltage of 320 V and a minimum contact to ground breakdown voltage of 225 V at +25°C, sufficiently high with proper protection to prevent breakdown in the presence of a transient fault condition.

Integrated into the CPC7508 is a dynamic active current limit, a DC current limit and a thermal shutdown mechanism to provide protection for the SLIC during a fault condition. Positive and negative lightning surge currents are reduced by the dynamic current limiting circuitry and excess power-cross potentials are restricted by the DC current limit and thermal shutdown circuits.

To protect the CPC7508 from an over-voltage fault condition, use of a secondary protector is required. The secondary protector must limit the voltage seen at its tip and ring line terminals to a level below the maximum breakdown voltage of the switches. With proper selection of the secondary protector, a line interface circuit using the CPC7508 will meet all relevant ITU, LSSGR, TIA/EIA and IEC protection requirements.

The CPC7508 operates from a single +12.5 V supply giving the device extremely low power consumption in any state.

State control is via TTL logic-level compatible inputs so no additional driver circuitry or level translators are required. TTL compatible inputs make state control of the CPC7508 with low voltage logic devices possible.

#### 2.2.2 Logic States

The CPC7508 provides eight distinct states enabling sufficient configurations to satisfy most design requirements. They are defined below.

- **Talk.** Break switches SW1 and SW2 closed, all other switches open. This provides a path between the ringing SLIC and the drop allowing communication and signalling to pass between the subscriber and the network.
- **Test\_IN.** Test switches SW5 and SW6 closed, all other switches open. In this state the SLIC, CODEC and digital carrier performance can be tested via the Test In or Channel Test bus
- **Test\_OUT.** Test switches SW3 and SW4 closed and all other switches open. This state provides the

means to test the drop without the loading effects of the line feed circuitry.

- **Test\_IN Monitor.** Break switches SW1 and SW2 plus the TEST\_IN switches SW5 and SW6 closed, all other switches open. With this state it is possible to monitor the SLIC output while the SLIC is driving the line.
- **Test\_OUT Monitor.** Break switches SW1 and SW2 plus the TEST\_OUT switches SW3 and SW4 closed, all other switches open. With this state it is possible to monitor the LCAS output while the SLIC is driving the line.
- **Test\_IN & OUT.** TEST\_IN switches SW5 and SW6 plus the TEST\_OUT switches SW3 and SW4 closed, all other switches open. This state allows simultaneous testing of the transmission channel and the drop.
- **Test\_IN BRIDGE.** TEST\_IN switches SW5 and SW6 plus TEST BRIDGE switches SW7 and SW8 closed, all other switches open. This state allows connecting the SLIC output to the Test Out bus to compare the on-hook TEST\_OUT Monitor evaluation. This makes it possible to determine if there is a failure with the Break Switches.
- **All-Off.** All switches open. Activation of this state can be accomplished by setting the appropriate IN<sub>x</sub> pattern or by pulling the T<sub>SD</sub> input/output low.

## 2.3 Switch Logic and Control

### 2.3.1 Introduction

The CPC7508 uses a three input transparent latch as the interface between the externally controlled inputs, IN<sub>A</sub>, IN<sub>B</sub> and IN<sub>C</sub> and the switch logic. Control of the transparent latch is by means of the LATCH input.

Data output from the latch is fed into the switch control logic which decodes the inputs and drives the appropriate switches. To prevent undesirable switch activity during both start-up and power down the switch control logic also contains under voltage lock out detection circuitry to manage the behavior of the CPC7508. The under voltage lock out release threshold is internally set to ensure all internal logic is properly biased before accepting external switch commands from the IN<sub>x</sub> inputs to control the switch states. Prior to release of the under voltage lock out, the switch control logic is conditioned to the All-Off state

### 2.3.2 Under Voltage Detection and Switch Lock Out

Under voltage detection circuitry in the CPC7508 consists of an internal detector to evaluate the V<sub>DD</sub> supply and smart logic to provide for switch state control during both power up and power loss transitions.

Any time an unsatisfactory condition causes the V<sub>DD</sub> supply to fall below the internally set under voltage lockout threshold, the smart logic overrides user switch control by blocking the information at the IN<sub>x</sub> input pins and conditions the switch control logic to place the switches into the All-Off state.

#### 2.3.2.1 Power Up Sequence

Upon power up, the under voltage detector and smart logic become active before the switch driver circuits and the switch control logic can activate any of the switches. As the V<sub>DD</sub> supply starts up, the rising supply voltage is evaluated by the under voltage detector to determine when to de-assert the under voltage switch lock out command. Prior to release of the lock out command, the smart logic preconditions the switch control logic for the All-Off state.

The All\_Off state is sustained by holding the LATCH input at a logic high level. This is accomplished by an external resistor at the LATCH pin which pulls the input to the supply voltage used by the on-board logic. The LATCH logic high secures the switch control logic and the CPC7508 remains in the All-Off state until the LATCH input is pulled down to a logic low. Prior to the assertion of a logic low at the LATCH pin, the control inputs IN<sub>A</sub>, IN<sub>B</sub> and IN<sub>C</sub> must be properly conditioned.

#### 2.3.2.2 Hot Plug and Power Up Circuit Design Considerations

To facilitate hot plug insertion and power up control the LATCH pin has an external pull up resistor to the local logic power rail that will hold a non-driven LATCH pin at a logic high state. This enables board designers to use the CPC7508 with FPGAs and other devices that provide high impedance outputs during power up and configuration.

There are six possible start up scenarios that can occur during power up. They are:

1. All inputs defined at power up & LATCH = 0
2. All inputs defined at power up & LATCH = 1
3. All inputs defined at power up & LATCH = Z
4. All inputs not defined at power up & LATCH = 0
5. All inputs not defined at power up & LATCH = 1
6. All inputs not defined at power up & LATCH = Z

Under all of the start up situations listed above the CPC7508 will hold all of it's switches in the all-off state during power up. When  $V_{DD}$  requirements have been satisfied the LCAS will complete it's start up procedure in one of three conditions.

For start up scenario 1 the CPC7508 will transition from the all-off state to the state defined by the inputs when  $V_{DD}$  is valid.

For start up scenarios 2, 3, 5, and 6 the CPC7508 will power up in the all-off state and remain there until the LATCH pin is pulled low. This allows for an indefinite all-off state for boards inserted into a powered system but are not configured for service or boards that need to wait for other devices to be configured first.

Start up scenario 4 will start up with all switches in the all-off state but upon the acceptance of a valid  $V_{DD}$  the LCAS will revert to one of the legitimate states listed in the truth tables and there after may randomly change states based on input pin leakage currents and loading. Because the LCAS state after power up can not be predicted with this start up condition it should never be utilized.

On designs that do not wish to individually control the LATCH pins of multi-port cards it is possible to bus many (or all) of the LATCH pins together to create a single board level input enable control.

#### 2.3.2.3 Power Loss Sequence

For a falling  $V_{DD}$  event, the under voltage lock out detector monitors the supply voltage and upon reaching the internally set threshold point asserts the under voltage lock out command. This feature protects the integrity of the application during power dropouts by assuring proper logic and switch behavior up to the moment the switches are forced off and external inputs are suppressed. Upon assertion of the under voltage lock out command the switch control logic is conditioned into the All\_Off state where it will remain until  $V_{DD}$  recovers and the LATCH input is pulled low.

#### 2.3.3 Data Latch

The CPC7508 has an integrated transparent data latch controlled by the LATCH input which can be used as an enable or a chip select function when the  $IN_x$  inputs of multiple LCAS devices are connected to common busses. The latch enable operation is controlled by TTL input logic levels at the LATCH pin. Control data is input to the latch via the input pins  $IN_A$ ,  $IN_B$  and  $IN_C$  while the output of the data latch are internal nodes used for state control. When the LATCH enable input control pin is a logic 0 (low) the data latch is transparent and any change to the inputs will flow directly through the latch to the state control circuitry and be reflected by a change in the switches status.

Whenever the LATCH enable control pin is at logic 1, the data latch is active and data is locked. Subsequent changes to the input controls  $IN_A$ ,  $IN_B$  and  $IN_C$  will not result in a change to the control logic or affect the existing switch state.

#### 2.4 $T_{SD}$ Pin Description

The  $T_{SD}$  pin is a bi-directional I/O structure used as an output to indicate a thermal shutdown event is in effect and as an input to condition the device into the All-Off state.

As an output, this pin indicates the status of the thermal shutdown circuitry. During normal operation the output will be pulled up to a logic high by an external resistor tied to the local logic supply voltage. Under a line fault situation that creates excess thermal loading, the CPC7508 will enter thermal shutdown and a logic low will be output.

As an input, the  $T_{SD}$  pin is utilized to place the CPC7508 into the "All-Off" state by simply pulling the input to a logic low. IXYS Integrated Circuits Division recommends the use of an open-collector or an open-drain type output from the control logic to manage the All-Off state using the  $T_{SD}$  pin.

Forcing  $T_{SD}$  to a logic 1 or tying this pin to  $V_{CC}$  will not prevent normal operation of the thermal shutdown circuitry inside the CPC7508. It will however prevent the user from detecting a thermal shutdown condition and is therefore not recommended.

Neither the  $T_{SD}$  input control nor the  $T_{SD}$  output functions are affected by the latch function. Since internal thermal shutdown control and external “All-off” control is not affected by the state of the LATCH enable input,  $T_{SD}$  will override state control.

## 2.5 Power Supplies

Only a +12 V supply and ground are connected to the CPC7508. Switch state control is powered exclusively by the +12 V supply while internal level shifters provide the necessary translation from the low voltage inputs to the switch driver circuitry.

## 2.6 Protection

The CPC7508 uses a combination of current limiting and a thermal shutdown mechanism to protect the SLIC device and itself from damage during transient line faults such as lightning.

For power induction or power-cross fault conditions the DC current limit function restricts the maximum current through the switches. Excess power dissipation during current limiting events will trigger the thermal shutdown circuit to shut down all of the switches.

### 2.6.1 Current Limiting function

If a lightning strike transient occurs when any of the devices switches are operating, the current will be restricted by the dynamic current limit response of the active switches. For instance, during the talk state, when a 1000V 10x1000  $\mu$ s lightning pulse (GR-1089-CORE) is applied to the line though a properly clamped external protector, the current seen at  $T_{LINE}$  and  $R_{LINE}$  will be a pulse with a typical magnitude of 2.5 A and a duration less than 0.5  $\mu$ s.

If a power-cross fault occurs with the device in the talk state, the current is passed through the break switches SW1 and SW2 but is limited by the DC current limit response of the two break switches. The DC current limit specified over temperature is between 80 mA and 425 mA and the circuitry has a negative temperature coefficient. As a result, if the device is subjected to extended heating due to a power cross fault condition, the measured current at  $T_{LINE}$  and  $R_{LINE}$  will decrease as the device temperature increases. If the device temperature rises sufficiently, the temperature shutdown mechanism will activate and the device will enter the all-off state.

### 2.6.2 Thermal Shutdown

The thermal shutdown mechanism activates when the device die temperature reaches a minimum of 110° C, placing the device in the all-off state regardless of logic input. During thermal shutdown events the  $T_{SD}$  pin will output a logic low with a nominal 0 V level. A logic high is output from the  $T_{SD}$  pin during normal operation with a typical output level equal to  $V_{DD}$ .

If presented with a short duration transient such as a lightning event, the thermal shutdown feature will typically not activate. But in an extended power-cross event, the device temperature will rise and the thermal shutdown mechanism will activate forcing the switches to the all-off state. At this point the current measured into  $T_{LINE}$  or  $R_{LINE}$  will drop to zero. Once the device enters thermal shutdown it will remain in the all-off state until the temperature of the device drops below the de-activation level of the thermal shutdown circuit. This permits the device to autonomously return to normal operation. If the transient has not passed, current will again flow up to the value allowed by the dynamic DC current limiting of the switches and heating will resume, reactivating the thermal shutdown mechanism. This cycle of entering and exiting the thermal shutdown mode will continue as long as the fault condition persists. If the magnitude of the fault condition is great enough, the external secondary protector will activate shunting the fault current to ground.

## 2.7 External Protection Elements

The CPC7508 requires only the over voltage secondary protector normally used to protect the ringing SLIC placed on the line side of the LCAS. The secondary protector must limit voltage transients to levels that do not exceed the breakdown voltage or input-output isolation barrier of the CPC7508. Use of a foldback or crowbar type protector is recommended to minimize stresses on the LCAS.

Consult IXYS Integrated Circuits Division's application note, AN-100, “[Designing Surge and Power Fault Protection Circuits for Solid State Subscriber Line Interfaces](#)” for equations related to the specifications of external secondary protectors, fused resistors and PTCs.

### 3. Manufacturing Information

#### 3.1 Moisture Sensitivity



All plastic encapsulated semiconductor packages are susceptible to moisture ingress. IXYS Integrated Circuits Division classified all of its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard, **IPC/JEDEC J-STD-020**, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee proper operation of our devices when handled according to the limitations and information in that standard as well as to any limitations set forth in the information or standards referenced below.

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a **Moisture Sensitivity Level (MSL) rating** as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

Device	Moisture Sensitivity Level (MSL) Rating
CPC7508B	MSL 1

#### 3.2 ESD Sensitivity



This product is **ESD Sensitive**, and should be handled according to the industry standard **JESD-625**.

#### 3.3 Reflow Profile

This product has a maximum body temperature and time rating as shown below. All other guidelines of **J-STD-020** must be observed.

Device	Maximum Temperature x Time
CPC7508B	260°C for 30 seconds


#### 3.4 Board Wash

IXYS Integrated Circuits Division recommends the use of no-clean flux formulations. However, board washing to remove flux residue is acceptable, and the use of a short drying bake may be necessary. Chlorine-based or Fluorine-based solvents or fluxes should not be used. Cleaning methods that employ ultrasonic energy should not be used.






### 3.5 Package Dimensions



### 3.6 Tape and Reel Packaging Dimensions



For additional information please visit [www.ixysic.com](http://www.ixysic.com)

IXYS Integrated Circuits Division makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in IXYS Integrated Circuits Division's Standard Terms and Conditions of Sale, IXYS Integrated Circuits Division assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of IXYS Integrated Circuits Division's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. IXYS Integrated Circuits Division reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-DS-CPC7508-R05  
© Copyright 2012, IXYS Integrated Circuits Division  
All rights reserved. Printed in USA.  
12/18/2012