

# 256Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

**JULY 2015** 

#### **KEY FEATURES**

- High-speed access time: 45ns, 55ns
- CMOS low power operation
  - 36 mW (typical) operating
  - 9 µW (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
  - -1.65V-2.2V VDD (IS62/65WV2568EALL)
  - 2.2V-3.6V VDD (IS62/65WV2568EBLL)
- Three state outputs
- Industrial and Automotive temperature support
- Lead-free available

#### **DESCRIPTION**


The *ISSI* IS62/65WV2568EALL/EBLL are high-speed, 2M bit static RAMs organized as 256K words by 8 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When CS1# is HIGH (deselected) or when CS2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE#) controls both writing and reading of the memory.

The IS62/65WV2568EALL/EBLL are packaged in the JEDEC standard 32-pin TSOP (TYPE I), sTSOP (TYPE I), and 36-pin mini BGA..

#### **FUNCTIONAL BLOCK DIAGRAM**




Copyright © 2015 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



## PIN CONFIGURATIONS 48-Pin mini BGA (6mm x 8mm)



## 32-Pin TSOP (Type I), STSOP (Type I)



## **PIN DESCRIPTIONS**

A0-A17	Address Inputs
I/O0-I/O7	Data Inputs/Outputs
CS1#, CS2	Chip Enable Input
OE#	Output Enable Input
WE#	Write Enable Input
NC	No Connection
VDD	Power
GND	Ground

# IS62/65WV2568EALL IS62/65WV2568EBLL



#### **FUNCTION DESCRIPTION**

SRAM is one of random access memories. SRAM has three different modes supported. Each function is described below with Truth Table.

#### STANDBY MODE

Device enters standby mode when deselected (CS1# HIGH or CS2 LOW). The input and output pins (I/O0-7) are placed in a high impedance state. CMOS input in this mode will maximize saving power.

#### WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins(I/O0-7) are in data input mode. Output buffers are closed during this time even if OE# is LOW.

#### **READ MODE**

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

#### **TRUTH TABLE**

Mode	CS1#	CS2	WE#	OE#	1/00-1/07	VDD Current
Not Selected	Η	Χ	Χ	Χ	High-Z	ISB1,ISB2
Not Selected	Χ	L	Х	Χ	High-Z	1301,1302
Output Disabled	L	Н	Н	Н	High-Z	ICC
Write	L	Н	Н	L	DIN	ICC
Read	L	Η	L	Χ	DOUT	ICC



## ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	$-0.2$ to $+3.9(V_{DD}+0.3V)$	V
tBIAS	Temperature Under Bias	-55 to +125	°C
$V_{DD}$	V <sub>DD</sub> Related to GND	-0.2 to +3.9(V <sub>DD</sub> +0.3V)	V
tStg	Storage Temperature	-65 to +150	°C
I <sub>OUT</sub> <sup>(2)</sup>	DC Output Current (LOW)	20	mA

#### Notes:

## OPERATING RANGE(1)

0. 2.00							
Range	Device Marking	Ambient Temperature	VDD				
Commercial	IS62WV2568EALL	0°C to +70°C	1.65V-2.2V				
Industrial	IS62WV2568EALL	-40°C to +85°C	1.65V-2.2V				
Automotive	IS65WV2568EALL	-40°C to +125°C	1.65V-2.2V				
Commercial	IS62WV2568EBLL	0°C to +70°C	2.2V-3.6V				
Industrial	IS62WV2568EBLL	-40°C to +85°C	2.2V-3.6V				
Automotive	IS65WV2568EBLL	-40°C to +125°C	2.2V-3.6V				

Note:

## PIN CAPACITANCE (1)

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	C <sub>IN</sub>	T 0500 f 4 MHz V V (5 m)	10	pF
DQ capacitance (IO0–IO7)	C <sub>I/O</sub>	$T_A = 25$ °C, $f = 1$ MHz, $V_{DD} = V_{DD}(typ)$	10	pF

Note:

## THERMAL CHARACTERISTICS (1)

11121111111112			
Parameter	Symbol	Rating	Units
Thermal resistance from junction to ambient (airflow = 1m/s)	$R_{\theta JA}$	TBD	°C/W
Thermal resistance from junction to pins	$R_{ heta JB}$	TBD	°C/W
Thermal resistance from junction to case	$R_{ heta JC}$	TBD	°C/W

<sup>1.</sup> Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>2.</sup> This condition is not per pin. Total current of all pins must meet this value.

<sup>1.</sup> Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after Vcc stabilization.

<sup>1.</sup> These parameters are guaranteed by design and tested by a sample basis only.

<sup>1.</sup> These parameters are guaranteed by design and tested by a sample basis only.



## **ELECTRICAL CHARACTERISTICS**

## IS62(5)WV2568EALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	1.4	_	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA		0.2	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage		1.4	$V_{DD} + 0.2$	V
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage		-0.2	0.4	V
I <sub>LI</sub>	Input Leakage	$GND < V_{IN} < V_{DD}$	<b>–1</b>	1	μA
I <sub>LO</sub>	Output Leakage	GND < V <sub>IN</sub> < V <sub>DD</sub> , Output Disabled	-1	1	μΑ

#### Notes:

## IS62(5)WV2568EBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$2.2 \le V_{DD} < 2.7$ , $I_{OH} = -0.1$ mA	2.0		V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OH} = -1.0$ mA	2.4	_	V
$V_{OL}$	Output LOW Voltage	$2.2 \le V_{DD} < 2.7$ , $I_{OL} = 0.1$ mA	_	0.4	V
		$2.7 \le V_{DD} \le 3.6$ , $I_{OL} = 2.1$ mA	_	0.4	V
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	2.2 ≤ V <sub>DD</sub> < 2.7	1.8	$V_{DD} + 0.3$	V
		$2.7 \le V_{DD} \le 3.6$	2.2	$V_{DD} + 0.3$	V
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	2.2 ≤ V <sub>DD</sub> < 2.7	-0.3	0.6	V
		$2.7 \le V_{DD} \le 3.6$	-0.3	0.8	V
ILI	Input Leakage	GND < V <sub>IN</sub> < V <sub>DD</sub>	-1	1	μA
I <sub>LO</sub>	Output Leakage	GND < V <sub>IN</sub> < V <sub>DD</sub> , Output Disabled	-1	1	μA

VILL(min) = -1.0V AC (pulse width < 10ns). Not 100% tested.</li>
 VIHH (max) = VDD + 1.0V AC (pulse width < 10ns). Not 100% tested.</li>

VILL(min) = -2.0V AC (pulse width < 10ns). Not 100% tested.</li>
 VIHH (max) = VDD + 2.0V AC (pulse width < 10ns). Not 100% tested.</li>

# IS62/65WV2568EALL IS62/65WV2568EBLL



# IS62(5)WV2568EALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade	Тур.	Max.	Unit
ICC	V <sub>DD</sub> Dynamic	$V_{DD} = Max$ , $f = f_{MAX}$ , $CS1# = V_{IL}$ , $CS2 = V_{IH}$	Com.	12	15	mΑ
	Operating	$I_{OUT} = 0 \text{ mA}$	Ind.	-	18	
	Supply Current		Auto.	-	25	
ICC1	V <sub>DD</sub> Static	$V_{DD} = Max$ , f = 0, CS1# = $V_{IL}$ , CS2 = $V_{IH}$	Com.	1	3	mΑ
	Operating	$I_{OUT} = 0 \text{ mA}$	Ind.	-	3	
	Supply Current		Auto.	-	4	
ISB2	CMOS Standby	$V_{DD} = Max, f = 0$	Com.	2	5	μA
	Current (CMOS Inputs)	$CS1\# \ge V_{DD} - 0.2V$ or $CS2 \le 0.2V$ $VIN \le 0.2V$ or $VIN \ge V_{DD} - 0.2V$	Ind.	-	12	μA
		VIIV = 0.2 V 01 VIIV = V DD = 0.2 V	Auto.	-	25	μA

Note:

# IS62(5)WV2568EBLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade	Тур.	Max.	Unit
ICC	V <sub>DD</sub> Dynamic	$V_{DD} = Max$ , $f = f_{MAX}$ , $CS1# = V_{IL}$ , $CS2 = V_{IH}$	Com.	12	15	mΑ
	Operating	$I_{OUT} = 0 \text{ mA}$	Ind.	-	18	
	Supply Current		Auto.	-	25	
ICC1	V <sub>DD</sub> Static	$V_{DD} = Max$ , $f = 0$ , $CS1# = V_{IL}$ , $CS2 = V_{IH}$	Com.	1	3	mΑ
	Operating	$I_{OUT} = 0 \text{ mA}$	Ind.	-	3	
	Supply Current		Auto.	-	4	
ISB2	CMOS Standby	$V_{DD} = Max, f = 0$	Com.	2	5	μA
	Current (CMOS Inputs)	$CS1\# \ge V_{DD} - 0.2V \text{ or } CS2 \le 0.2V$ $VIN \le 0.2V \text{ or } VIN \ge V_{DD} - 0.2V$	Ind.	-	12	μA
		VIIV = 0.2 V OI VIIV = VDD - 0.2 V	Auto.	-	25	μΑ

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VDD = VDD(typ), TA = 25°C

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VDD = VDD(typ), TA = 25°C



# AC CHARACTERISTICS<sup>(6)</sup> (OVER OPERATING RANGE)

## READ CYCLE AC CHARACTERISTICS

Parameter	Symbol	45ns		55ns		unit	notos
Farameter	Symbol	Min	Max	Min	Max	ns	notes
Read Cycle Time	tRC	45	-	55	-	ns	1,5
Address Access Time	tAA	-	45	-	55	ns	1
Output Hold Time	tOHA	8	-	8	-	ns	1
CS1#, CS2 Access Time	tACS1/ACS2	-	45	-	55	ns	1
OE# Access Time	tDOE	-	22	-	25	ns	1
OE# to High-Z Output	tHZOE	-	18	-	18	ns	2
OE# to Low-Z Output	tLZOE	5	-	5	-	ns	2
CS1#, CS2 to High-Z Output	tHZCS1/HZCS2	-	18	-	18	ns	2
CS1#, CS2 to Low-Z Output	tLZCS/LZCS2	10	-	10	-	ns	2

## WRITE CYCLE AC CHARACTERISTICS

Doromotor	Cumbal	45ns		55ns			notos
Parameter	Symbol	Min	Max	Min	Max	ns	notes
Write Cycle Time	tWC	45	-	55	-	ns	1,3,5
CS1#, CS2 to Write End	tSCS1/tSCS2	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	ns	1,3
WE# Pulse Width	tPWE	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	28	-	28	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	ns	1,3
WE# LOW to High-Z Output	tHZWE	-	18	-	18	ns	2,3
WE# HIGH to Low-Z Output	tLZWE	10	-	10	-	ns	2,3

- 1 Tested with the load in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.
- 3. The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, and WE# = LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 4. tPWE > tHZWE + tSD when OE# is LOW.
- 5. Address inputs must meet V<sub>IH</sub> and V<sub>IL</sub> SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.
- 6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.



AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Symbol	Conditions	Units
Input Rise Time	T <sub>R</sub>	1.0	V/ns
Input Fall Time	T <sub>F</sub>	1.0	V/ns
Output Timing Reference Level	$V_{REF}$	½ V <sub>TM</sub>	V
Output Load Conditions	Refer to Figure 1 and 2		


## **OUTPUT LOAD CONDITIONS FIGURES**

Figure1

OUTPUT

30pF, includin g jig and scope

Figure2




Parameters	V <sub>DD</sub> =1.65~1.98V	V <sub>DD</sub> =2.2~2.7V	V <sub>DD</sub> =2.7~3.6V
R1	13500Ω	16667Ω	1103Ω
R2	10800Ω	15385Ω	1554Ω
$V_{TM}$	Vdd	Vdd	Vdd



## **TIMING DIAGRAM**


# READ CYCLE NO. 1<sup>(1)</sup> (ADDRESS CONTROLLED) (CS1# = OE# = LOW, CS2 = WE# = HIGH)



Notes:

1. The device is continuously selected.

# READ CYCLE NO. 2<sup>(1)</sup> (OE# CONTROLLED)




Notes:

1. Address is valid prior to or coincident with CS1# LOW and CS2 HIGH transition.




## WRITE CYCLE 1<sup>(1,2)</sup> (CS1#, CS2 Controlled, OE# = HIGH or LOW)



Notes:

- 1 tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high
- 2. During this period the I/Os are in output state. Do not apply input signals.


## WRITE CYCLE NO. 2<sup>(1,2)</sup> (WE# Controlled: OE# is HIGH During Write Cycle)



- 1. tHZOE is the time DOUT goes to High-Z after OE# goes high.
- 2. During this period the I/Os are in output state. Do not apply input signals.



# WRITE CYCLE NO. 3<sup>(1)</sup> (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)



If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.




## **DATA RETENTION CHARACTERISTICS**

Symbol	Parameter	Test Condition	OPTION	Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>DR</sub> V <sub>DD</sub> for Data	See Data Retention Waveform	IS62(5)WV2568EALL	1.5		-	V	
	Retention		IS62(5)WV2568EBLL	1.5		-	V
I <sub>DR</sub>	Data Retention	$V_{DD} = V_{DR}(min),$	Com.	-	2	5	uA
Current	(1) $0V \le CS2 \le 0.2V$ , or (2) $CS1\# \ge V_{DD} - 0.2V$ , $CS2 \ge V_{DD} - 0.2V$	Ind.	-	-	12		
		Auto	-	-	25		
t <sub>SDR</sub>	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t <sub>RDR</sub>	Recovery Time	See Data Retention Waveform		tRC	-	-	ns


Note:

- 1. If CS1# >VDD-0.2V, all other inputs must meet this condition.
- 2. Typical values are measured at VDD=3V, TA = 25°C and not 100% tested.

## DATA RETENTION WAVEFORM (CS1# CONTROLLED)



## DATA RETENTION WAVEFORM (CS2 CONTROLLED)





#### ORDERING INFORMATION

IS62WV2568EALL (1.65V - 2.2V) Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV2568EALL-55TI	TSOP (Type I)
55	IS62WV2568EALL-55TLI	TSOP (Type I), Lead-free
55	IS62WV2568EALL-55BI	mini BGA (6mm x 8mm)
55	IS62WV2568EALL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV2568EALL-55HI	sTSOP (Type I)
55	IS62WV2568EALL-55HLI	sTSOP (Type I), Lead-free

# IS62WV2568EBLL (2.2V - 3.6V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV2568EBLL-45TI	TSOP (Type I)
45	IS62WV2568EBLL-45TLI	TSOP (Type I), Lead-free
45	IS62WV2568EBLL-45BI	mini BGA (6mm x 8mm)
45	IS62WV2568EBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
45	IS62WV2568EBLL-45HI	sTSOP (Type I)
45	IS62WV2568EBLL-45HLI	sTSOP (Type I), Lead-free

# IS65WV2568EBLL (2.2V - 3.6V)

Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package	
55	IS65WV2568EBLL-55CTLA3	TSOP (Type II), Lead-free	
	IS65WV2568EBLL-55HLA3	sTSOP (Type I), Lead-free	



# **PACKAGE INFORMATION**

