





IFN860

IFN860 Dual Matched N-Channel JFET

Features


- InterFET <u>N0450L Geometry</u>
- Low Noise: 0.9 nV/VHz Typical
- High Gain: 40mS Typical
- RoHS Compliant
- SMT, TH, and Bare Die Package options.

Applications


- Low-Noise Audio Amplifier
- Similar to Crystalonics CD860

Description

The -20V InterFET IFN860 JFET is targeted for low noise high gain amplifier stages for midfrequencies designs. The TO-71 package is hermetically sealed and suitable for military applications. Custom specifications, matching, and packaging options are available.



SOIC8 Top View





Product Summary

	Parameters	IFN860 Min	Unit
BV _{GSS}	Gate to Source Breakdown Voltage	-20	V
I _{DSS}	Drain to Source Saturation Current	10	mA
V _{GS(off)}	Gate to Source Cutoff Voltage	-0.3	V
GFS	Forward Transconductance	25	mS

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
IFN860	Through-Hole	TO-71	Bulk
SMP860	Surface Mount	SOIC8	Bulk
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces
SMP860TR	13" Tape and Reel: Max 9,000 Pieces	SOIC8	Tape and Reel
IFN860COT *	Chip Orientated Tray (COT Waffle Pack)	СОТ	70/Waffle Pack
IFN860CFT *	Chip Face-up Tray (CFT Waffle Pack)	CFT	70/Waffle Pack

* Bare die packaged options are designed for matched specifications but not 100% tested



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.







Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
VRGS	Reverse Gate Source and Gate Drain Voltage	-20	V
I_{FG}	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	400	mW
Р	Power Derating	2.3	mW/°C
Τı	Operating Junction Temperature	-55 to 125	°C
T _{STG}	Storage Temperature	-65 to 200	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			IFN860		
	Parameters	Conditions	Min	Max	Unit
V(BR)GSS	Gate to Source Breakdown Voltage	$V_{DS} = 0V$, $I_G = -1\mu A$	-20		v
I _{GSS}	Gate to Source Reverse Current	V_{GS} = -10V, V_{DS} = 0V		3	nA
V _{GS(OFF)}	Gate to Source Cutoff Voltage	V _{DS} = 10V, I _D = 100µA	-0.3	-3	v
IDSS	Drain to Source Saturation Current	$V_{GS} = 0V, V_{DS} = 10V$ (Pulsed)	10		mA
$ V_{GS1} - V_{GS2} $	Differential Gate Source Voltage	V _{DS} = 10V, I _D = 100µA		25	mV

Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)


			IFN860			
	Parameters	Conditions	Min	Тур	Max	Unit
Gfs	Forward Transconductance	V _{DS} = 10V, I _D = -10mA, f = 1kHz	25	40		mS
Ciss	Input Capacitance	V _{DS} = 10V, I _D = -10mA, f = 1MHz		30	35	pF
Crss	Reverse Transfer Capacitance	V _{DS} = 10V, I _D = -10mA, f = 1MHz		17	20	pF
en	Equivalent Circuit Input Noise Voltage	V _{DG} = 3V, I _D = 10mA, f = 1kHz			2	nV/√Hz







SOIC8 Mechanical and Layout Data

Package Outline Data








Order

Now

- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.21 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.






Order


Now

TO-71 Mechanical and Layout Data

Package Outline Data



Suggested Bent Lead Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- 2. Eight leaded device. Not all leads are shown in drawing views.
- 3. Some package configurations will not populate pin 8 and/or pin 4.
- 4. Package weight approximately 0.35 grams
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. Pads 8 and/or pad 4 can be eliminated for devices with less pins.
- The suggested land pattern dimensions have been provided as an eight pin bent lead reference only. A more robust pattern may be desired for wave soldering or reduced pin count.