

GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

Typical Applications

The HMC305SLP4E is ideal for both RF and IF

applications:

- Cellular Infrastructure
- Wireless Infrastructure
- Microwave Radio & VSAT
- Test Instrumentation

Functional Diagram



Features

Glitch Free State Transitions

0.5 dB LSB Steps to 15.5 dB

TTL/CMOS Compatible Serial Data Interface

SPI Compatible Serial Output

Excellent Attenuation Accuracy: ± 0.25 dB Typical Bit Error

Single + 3.3V to 5V Supply

ESD rating: Class 2 (2kV HBM)

Drop-in Replacement for HMC305ALP4E

General Description

The HMC305SLP4E is a broadband 5-bit positive control Silicon IC digital attenuator with CMOS compatible serial-to-parallel driver package in a leadless QFN 4x4 mm SMT package. Covering 0.4 to 6 GHz, the insertion loss is typically less than 1.6 dB. The attenuator bit values are 0.5 (LSB), 1, 2, 4, and 8 dB for a total attenuation of 15.5 dB. Attenuation accuracy is excellent at ± 0.25 dB typical with an IIP3 of up to ± 52 dBm. Five bit serial control words are used to select each attenuation state. A single Vcc bias of ± 3.3 V to ± 5 V is required.

Parameter	Frequency	Min.	Typical	Max.	Units
	0.4 - 1.4 GHz		1.0	1.5	dB
	1.4 - 2.3 GHz		1.1	2.0	dB
Insertion Loss	2.3 - 2.7 GHz		1.2	2.3	dB
Insertion Loss	2.7 - 3.8 GHz		1.3	2.5	dB
	3.8 - 6.0 GHz		1.6	2.5	dB
	6.0 - 7.0 GHz		1.8	2.5	dB
Attenuation Range	0.4 - 7.0 GHz		15.5		dB
	0.4 - 1.4 GHz		25		dB
	1.4 - 2.3 GHz		25		dB
Deturn Loop (DE1 & DE0, All Atten States)	2.3 - 2.7 GHz		25		dB
Return Loss (RF1 & RF2, All Atten. States)	2.7 - 3.8 GHz		25		dB
	3.8 - 6.0 GHz		20		dB
	6.0 - 7.0 GHz		15		dB
	0.4 - 0.9 GHz	± (0.5 +5	± (0.5 +5% of Atten. Setting) Max		dB
Attenuation Accuracy: (Referenced to Insertion Loss)	0.9 - 2.2 GHz	± (0.3 +4	% of Atten. Set	ting) Max	dB
All Attenuation States	2.2 - 3.8 GHz	± (0.5 +5	% of Atten. Set	ting) Max	dB
	6.0 - 7.0 GHz	± (0.5 +5	% of Atten. Set	ting) Max	dB
Input Power for 0.1 dB Compression	0.4 - 6.0 GHz		28		dBm
	0.4 - 3.8 GHz		52		dBm
Input Third Order Intercept Point	3.8 - 6.0 GHz		50		dBm
(Two-tone Input Power = 16 dBm Each Tone)	6.0 - 7.0 GHz		48		dBm
Switching Characteristics			70		
tRISE, tFALL (10/90% RF)	0.4 - 7.0 GHz		70		ns
tON, tOFF (Latch Enable to 10/90% RF)			160		ns

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

v01.1015

Frequency Response Plots 0.5 to 4 GHz





Normalized Attenuation

(Only Major States are Shown)











Bit Error vs. Attenuation State



Relative Phase vs. Frequency

(Only Major States are Shown)



Note: All Data Typical Over Voltage (+3V to +5V) & Temperature (-40°C to +85°C).

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

Step Error vs. Frequency



Frequency Response Plots 0.4 to 8 GHz

Insertion Loss



Normalized Attenuation (Only Major States are Shown)



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Return Loss RF1, RF2

(Only Major States are Shown)



Bit Error vs. Attenuation State





GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

v01.1015



Step Error vs. Frequency



Relative Phase vs. Frequency (Only Major States are Shown)



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

Power Handling Plots 0.1 to 6 GHz













GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

v01.1015

Timing

Parameter	Symbol	Vcc = +5V		Vcc = +3V		Units
		Min.	Max.	Min.	Max.	
Serial Input Setup Time	ts	20	-	100	-	ns
Hold time from Serial Input to Shift Clock	th	0	-	5	-	ns
Setup time from Shift Clock to Latch Enable	tlsup	40	-	100	-	ns
Propagation delay, Latch Enable to C0.5 through C8	tpd	-	30	-	70	ns
Setup time from Reset to Shift Clock	-	20	-	50	-	ns
Clock Frequency (1/tclk)	fclk	-	30	-	10	MHz

Digital Control Voltages

State	Vcc = +5V	Vcc = +3V
Low	0 to 1.3V	0 to 0.7V
High	3.5 to 5V	2.3 to 3V

Serial Input Truth Table

Latch Enable	Shift Clock	Reset	Function
Х	Х	L	Shift register cleared
Х	\uparrow	Н	Shift register clocked
↑	х	Н	Contents of shift register transferred to Digital Attenuator

Truth Table

	Seri	Attenuation				
C 0.5	C 1	C 2	C 4	C 8	Setting RF1 - RF2	
High	High	High	High	High	Reference I.L.	
Low	High	High	High	High	0.5 dB	
High	Low	High	High	High	1 dB	
High	High	Low	High	High	2 dB	
High	High	High	Low	High	4 dB	
High	High	High	High	Low	8 dB	
Low	Low	Low	Low	Low	15.5 dB Max. Atten.	

approximately equal to the sum of the bits selected.

Timing Diagram

Serial data is shifted in on the rising edge of the Shift Clock, LSB first, and is latched on the rising edge of Latch Enable.



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

Logic / Functional Diagram



Programming Example to Select 0.5 dB Attenuation State



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

Pin Descriptions

Pin Number	Function	Description	Interface Schematic
1, 3, 4, 6, 10, 12, 13, 15, 16, 18	N/C	These pins are not connected internally. However, all data shown herein was measured with these pins connected to RF/DC Ground.	
2, 17	RF1, RF2	This pin is DC coupled and matched to 50 Ohms Blocking capacitors are required. Select value based on lowest frequency of operation.	RF1.
5	Serial Output	Serial data output. Serial input data delayed by 8 clock cycles	Vcc Serial Output
7	Reset	See truth table, control voltage table and timing diagram.	
8	Shift Clock		Vec
9	Latch Enable		∑
11	Serial Input		
14	Vcc	Supply Voltage.	
19 - 24	GND	Package bottom has an exposed metal paddle that must also be connected to RF/DC Ground.	

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

Application Circuit



DC blocking capacitors C1 & C2 are required on RF1 & RF2. Choose C1 = C2 = $100 \sim 300 \text{ pF}$ to allow lowest customer specific frequency to pass with minimal loss.



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

Absolute Maximum Ratings

Digital Inputs (Reset, Shift Clock, Latch Enable & Serial Input)	-0.3 to Vcc + 0.5 V
Bias Voltage (Vcc)	-0.3 to 5.5 V
RF Input Power at 85 °C	+27 dBm
RF Input Power at 105 °C	+26 dBm
Storage Temperature	-65 to +150 °C
Thermal Resistance (at maximum power dissipation)	82 °C/W
ESD Sensitivity (HBM)	Class 2 (2kV)

Operating Range

Digital Inputs (Reset, Shift Clock, Latch Enable & Serial Input)	0 to Vcc V	
Bias Voltage (Vcc)	+3.0 to 5.4 V	
RF Input Power at 85 °C	+24 dBm	
RF Input Power at 105 °C	+22.5 dBm	
Operating Temperature	-40 to +105 °C	



ELECTROSTATIC SENSITIVE DEVICE OBSERVE HANDLING PRECAUTIONS



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

Outline Drawing



5. PACKAGE WARP SHALL NOT EXCEED 0.05mm.
6. ALL GROUND LEADS AND GROUND PADDLE MUST BE

SOLDERED TO PCB RF GROUND. 7. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED LAND PATTERN.

Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking ^[2]
HMC305SLP4E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL3 ^[1]	<u>H305S</u> XXXX

[1] Max peak reflow temperature of 260 $^\circ\text{C}$

[2] 4-Digit lot number XXXX



GLITCH FREE 0.5 dB 5-BIT SERIAL CONTROL SILICON DIGITAL ATTENUATOR, 0.4 - 7.0 GHz

v01.1015



List of Materials for Evaluation PCB EV1HMC305SLP4 [1]

Item	Description
J1 - J2	PCB Mount SMA Connector
J3	18 Pin DC Connector
J4, J5	Thru Hole Mount Test Point
C1, C2	100 pF Capacitor, 0402 Pkg.
C5	10000 µF Capacitor, 0402 Pkg.
C6	4.7 uF Capacitor, 0603 Pkg.
U1	HMC305SLP4E Digital Attenuator
PCB [2]	600-01221-00 Evaluation PCB

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Rogers 4350

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed ground paddle should be connected directly to the ground plane similar to that shown below. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board as shown is available from Analog Devices Inc. upon request.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.