

130-dB, 32-Bit High-Performance DAC with Integrated Headphone Driver and Impedance Detection

• I²C control—up to 1 MHz

digital headphones, powered speakers, AVR, home theater systems, Blu-ray/DVD/SACD players and pro audio

General Description

The CS43130 is a high-performance, 32-bit resolution, stereo audio DAC that supports up to 384-kHz sampling frequency with integrated low-noise ground-centered headphone amplifiers. The advanced 32-bit oversampled multibit modulator with mismatch shaping technology eliminates distortion due to on-chip component mismatch. Proprietary digital-interpolation filters support five selectable filter responses with pseudo-linear phase and ultralow latency to minimize pre-echos and ringing artifacts. Other features include volume control with 0.5-dB steps and digital deemphasis for 44.1-kHz sample rate.

The integrated ground-centered stereo headphone amplifiers are capable of delivering more than 30 mW into 32- Ω load or 5 mW into 600- Ω load per channel. Proprietary headphone impedance detection enables wide-band impedance detection for further digital post-processing. An internal stereo audio switch with true bypass supports an alternate analog input path for interfacing with external audio sources to minimize the overall bill-of-materials cost and PCB area.

The patented on-chip DSD processor preserves audio integrity by allowing signal processing such as volume control and 50-kHz Scarlet Book recommended filtering to be applied directly to the DSD stream without an intermediate decimation stage. Additional features like volume matching and channel mixing enable seamless transition between DSD and PCM playback paths.

The CS43130 accepts I2S, right-justified, left-justified, and TDM-format PCM data at sample rates from 32 to 384 kHz. The industry-standard high-speed I2C interface capable of up to 1-MHz operation provides easy configuration control. An integrated PLL allows for maximum clocking flexibility in any system. Popguard® technology eliminates output transients upon power-up or power-down events.

The CS43130 is available in a commercial-grade 42-ball WLCSP or 40-pin QFN package for operation from –10°C to $+70^{\circ}$ C.

Table of Contents

1 Pin Assignments and Descriptions

1.1 40-Pin QFN (Top-Down, Through-Package View)

Figure 1-1. Top-Down (Through-Package) View—QFN 40-Pin Diagram

1.2 42-Ball WLCSP (Top-down, Through-Package View)

Figure 1-2. Top-Down (Through-Package) View—42-Ball WLCSP Package

1.3 Pin Descriptions

Table 1-1. Pin Descriptions

Table 1-1. Pin Descriptions *(Cont.)*

1. The power supply is determined by ADPT_PWR setting (see [Section 4.3.1\)](#page-28-0). VP is used if ADPT_PWR = 001 (VP_LDO Mode) or when necessary for ADPTPWR = 111 (Adapt-to-Signal Mode).

1.4 Electrostatic Discharge (ESD) Protection Circuitry

ESD-sensitive device. The CS43130 is manufactured on a CMOS process. Therefore, it is generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while handling and storing this device. This device is qualified to current JEDEC ESD standards.

[Fig. 1-3](#page-7-1) provides a composite view of the ESD domains showing the ESD protection paths between each pad and the substrate (GND), as well as the interrelations between some domains. Note that this figure represents the structure for the internal protection devices and that additional protections can be implemented as part of the integration into the board.

Figure 1-3. Composite ESD Topology

[Table 1-2](#page-7-2) shows the individual ESD domains and lists the pins associated with each domain.

Table 1-2. ESD Domains

ESD Domain	Signal Name (See * in Topology Figures for Pad)	Topology
VL/GNDD	ADR DSDCLK/SCLK2 SCL SDA DSDB/LRCK2 DSDA/SDIN2 SDIN ₁ LRCK1 SCLK1	VL ⊠ GNDD ∗⊠–∕∨∨— ⇤ ⊠— ⊻∡
	CLKOUT XTI/MCLK XTO	Substrate

Table 1-2. ESD Domains *(Cont.)*

2 Typical Connection Diagram

Figure 2-1. Typical Connection Diagram

Note:

1. The value for R_{P-1} can be determined by the interrupt pin specification in [Table 3-11](#page-18-0).

3 Characteristics and Specifications

[Table 3-1](#page-10-1) defines parameters as they are characterized in this section.

Table 3-1. Parameter Definitions

Table 3-2. Recommended Operating Conditions

GNDD = GNDA= GNDCP = 0 V, all voltages with respect to ground.

1.Device functional operation is guaranteed within these limits. Functionality is not guaranteed or implied outside of these limits. Operation outside of these limits may adversely affect device reliability.

2.The maximum over/undervoltage is limited by the input current.

3. [Table 1-1](#page-5-25) lists the power supply domain in which each CS43130 pin resides.

4.VCP_FILT± is specified in [Table 3-16](#page-19-2).

Table 3-3. Absolute Maximum Ratings

GNDD = GNDA= GNDCP = 0 V; all voltages with respect to ground.

Caution: Stresses beyond "Absolute Maximum Ratings" levels may cause permanent damage to the device. These levels are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Table 3-2,](#page-10-2) ["Recommended Operating](#page-10-2) [Conditions](#page-10-2)" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1.Any pin except supplies and HPINx. Transient currents of up to ±100 mA on the analog input pins do not cause SCR latch-up.

Table 3-4. Analog Output Characteristics (HV_EN = 1) 1

Test conditions (unless otherwise specified): [Fig. 2-1](#page-9-1) shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 1; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz-20 kHz; ASP_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

Table 3-4. Analog Output Characteristics (HV_EN = 1) 1 *(Cont.)*

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 1; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP_SPRATE = 0001 (LRCK $= 44.1$ -kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency $f_{\text{XTAL}} = 22.5792$ MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

1.This table also applies to external VCP_FILT supply mode: CS43130 power up procedure is per description in [Section 5.10.1](#page-63-1); EXT_VCPFILT = 1;

VCP_FILT+ and VCP_FILT– comply to [Table 3-2](#page-10-2) when EXT_VCPFILT = 1; in this mode, HV_EN setting becomes don't care.

2.One LSB of triangular PDF dither is added to PCM data.

3.Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

4.DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.

5.The volume must be configured as indicated to achieve specified output characteristics.

6.Output test configuration. Symbolized component values are specified in the test conditions.

Table 3-5. Analog Output Characteristics (HV_EN = 0) 1

Test conditions (unless otherwise specified): [Fig. 2-1](#page-9-1) shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 0; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz-20 kHz; ASP_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

Table 3-5. Analog Output Characteristics (HV_EN = 0) 1 *(Cont.)*

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 0; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

Table 3-5. Analog Output Characteristics (HV_EN = 0) 1 *(Cont.)*

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; HV_EN = 0; ASP_M/Sb = 1; typical, min/max performance data taken with VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; ASP_SPRATE = 0001 (LRCK = 44.1-kHz mode); PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz); Volume = 0 dB; when testing in DSD processor mode, DSD_ZERODB = 1; when testing noise related specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

1.This table also applies to external VCP_FILT supply mode: CS43130 power up procedure as described in Section 4.3.5; EXT_VCPFILT=1; VCP_ FILT+ and VCP_FILT– comply to [Table 3-2](#page-10-2) when EXT_VCPFILT = 1; in this mode, HV_EN setting becomes don't care.

2.One LSB of triangular PDF dither is added to PCM data.

3.Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

4.DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.

5.The volume must be configured as indicated to achieve specified output characteristics.

- 6.HP output test configuration. Symbolized component values are specified in the test
- conditions.

7.With I2C normal speed mode and 22.5792-MHz XTAL used as MCLK source, this specification is measured from reset released to when the audio signal appears on the output per power-up sequence listed in [Section 5.10.1.](#page-63-1) PCM_SZC should be set to Immediate (PCM_SZC = 00) to hear audio at 20 ms after startup.

Table 3-6. Headphone Load Measurement

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS43130 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C. MCLK_INT = 1, PDN_XTAL = 0, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz)

1.Impedance measurement range is relative to low-frequency HP load impedance measured.

2. Or 4 Ω , whichever is greater.

3.Accuracy is referred to reported impedance.

Table 3-7. Alternate Headphone Path

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS43130 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = 1.8 V, VA = 0 V, VL = VD = 1.8 V; R_I = 32 Ω ; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; MCLK_SRC_SEL = 10, PDN_XTAL = 1.

1.When switch is on, maximally allowable voltage applied to HPINx pins.

2. HPINx turn-on time is measured when setting HP_IN_EN = 1 I²C ACK signal is received to when the signal appears on the HP out. MCLK_SRC SEL = 00, PDN_XTAL = 0, MCLK_INT = 1, and VCP_FILT± has been properly charged to expected nominal values.

- 3.When switch is off, maximally allowable voltage applied to HPINx pins.
- 4.Before switch off event, it is required HPINx signal is within this range before the switch is turned off. When the switch is in off state, HPINx signal cannot exceed this specified range.
- 5. HPINx turn-off time is measured when HP_IN_EN = 0 ACK signal is received to when the signal disappears from the HP out. This spec also applies when register settings are: MCLK_SRC_SEL = 00 , PDN_XTAL = 0, MCLK_INT = 1.
- 6. Off isolation specification is measured with $V_{\text{INOFF}} = 0.1 Vp$ input.

Table 3-8. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

Table 3-8. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics *(Cont.)*

Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz sample rates. MCLK_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.

1. Filter response is by design.

2. Response is clock-dependent and scales with Fs.

3. 8.5 dB for 32-kHz sample rate.

4. 0.454 Fs for 32-kHz sample rate.

5. Filter ripple specification is invalid with deemphasis enabled.

6. For Single-Speed Mode, the measurement bandwidth is from stopband to 3 Fs. For Double-Speed Mode, the measurement bandwidth is from stopband to 3 Fs.

For Quad-Speed Mode, the measurement bandwidth is from stopband to 1.34 Fs.

7.105 dB for 32-kHz sample rate.

8. 39/Fs for 32-kHz sample rate.

9. 5.9/Fs for 32-kHz sample rate.

10. Deemphasis is available only in 44.1 kHz.

11. 6.5 dB for 32-kHz sample rate.

12. 34/Fs for 32-kHz sample rate.

13. 5.2/Fs for 32-kHz sample rate.

14. 3.9 dB for 32-kHz sample rate (passband droop 10 Hz to 15 kHz).

Table 3-9. DAC High-Pass Filter (HPF) Characteristics

Test conditions (unless specified otherwise): Gains are all set to 0 dB; T_A = +25°C.

1.Response scales with Fs in PCM Mode. Specifications are normalized to Fs and are denormalized by multiplying by Fs. For DSD Mode, Fs is 44.1 kHz. 2.For PCM Single-Speed Mode, N = 1.

For PCM Double-Speed Mode, N = 2.

For PCM Quad-Speed Mode, N = 4.

For PCM Octuple-Speed Mode, N = 8.

For DSD 64 x Fs Mode, $N = 1$.

For DSD 128 x Fs Mode, $N = 1$.

3.Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.

4.Filter settling time is 0.775 seconds at Fs = 32 kHz.

Table 3-10. DSD Combined Digital and On-Chip Analog Filter Response 1

Test conditions (unless specified otherwise): Digital gains are all set to 0 dB; $T_A = +25^{\circ}$ C; PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency f_{XTAL} = 22.5792 MHz).

1.Filter response is by design.

Table 3-11. Digital Interface Specifications and Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS43130 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; parameters can vary with VL and VP; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VD = 1.8V and VL = 1.8 V; min/max performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VD = 1.8V and VL = 1.8 V; T_A = +25°C; C_L = 60 pF.

1.See [Table 1-1](#page-5-25) for serial and control-port power rails.

2.Specification is per pin.

3.Includes current through internal pull-up or pull-down resistors on pin.

4.The HP_DETECT input circuit allows the HP_DETECT signal to be as low of a voltage as VCP_FILT– and as high as VP. [Section 4.5.1](#page-32-1) provides configuration details.

Table 3-12. CLKOUT Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; C_L = 60 pF; PLL reference input must meet the phase-noise mask specified in [Fig. 4-15](#page-37-0); TA = +25°C; Output jitter is measured from 100 Hz to half of the output frequency.

Table 3-13. PLL Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; PLL reference input must meet the phase-noise mask specified in [Fig. 4-15;](#page-37-0) TA = $+25^{\circ}$ C.

Table 3-14. Crystal Characteristics

Test conditions (unless specified otherwise): GNDD = GNDCP = GNDA = 0 V; voltages are with respect to ground; VP = 3.6 V, VCP = VA = 1.8 V, VL = $VD = 1.8 V$; TA = $+25^{\circ}C$

1.Refer to [Section 5.3](#page-55-3) for supported crystal options.

Table 3-15. Power-Supply Rejection Ratio (PSRR) Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS43130 connections; input test signal held low (all zero data); GNDA = GNDL = GNDCP = 0 V; voltages are with respect to ground; VL = VA = VD = 1.8 V, VP = 3.6 V; When testing PSRR, PCM input test signal held low (all zero data); T_A = $+25^{\circ}$ C; PCM AMUTE = 0.

1.PSRR test configuration: Typical PSRR can vary by approximately 6 dB below the indicated values.

Table 3-16. DC Characteristics

Test conditions (unless otherwise specified): [Fig. 2-1](#page-9-1) shows CS43130 connections; GNDD = GNDA = GNDCP = 0 V; all voltages with respect to ground.

Table 3-16. DC Characteristics *(Cont.)*

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43130 connections; GNDD = GNDA = GNDCP = 0 V; all voltages with respect to ground.

Table 3-17. Power Consumption

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS43130 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; performance data taken with VA = VCP = VD = VL = 1.8 V; VP = 3.6 V; T_A = +25°C; ASP_SPRATE = 0001(44.1-kHz mode); MCLK_INT= 1 (22.5792 MHz); MCLK_SRC_SEL = 00; all other fields are set to defaults; no signal on any input; control port inactive; all serial ports are set to Slave or Master Mode as indicated, input clock/data are held low unless active; test load is R_L = 32 Ω and C_L = 1 nF for HPOUTx; measured values include currents consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., from HPOUTx outputs); see [Fig. 2-1](#page-9-1).

1.Off configuration: Clock/data lines held low; RESET = LOW; VA = VD = VL = 0 V, VCP = 0 V, VP = 3.6 V.

2.Standby configuration: Clock/data lines held low; RESET = HIGH; VA = VD = VL = 1.8 V, VCP = 1.8 V, VP = 3.6 V; HP_DETECT_CTRL = 11 (enabled); HPDETECT_PLUG_INT_MASK=0 (unmasked); PDN_XTAL = 1, MCLK_SRC_SEL = 10 (RCO selected as MCLK source).

3.Quiescent configuration: data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V. Serial port, I2S/DoP Mode (ASP and SDIN, ASP $M/SB = 0$); PDN $XTAL = 1$.

4. Quiescent configuration: PDN_XTAL = 1; MCLK_SRC_SEL = 10 (RCO selected as MCLK source); alternate headphone path (PDN_HP = 1, HPOUT_ CLAMP = 1, HP IN EN = 1); data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V.

Table 3-18. Serial-Port Interface Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS43130 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; T_A = +25°C; C_L = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at V_{OL} and V_{OH} thresholds (see [Table 3-11\)](#page-18-0).

1. MCLK in this table refers to the external clock supplied to the MCLK pin (MCLK $_{\text{EXT}}$).

2. Output clock frequencies follow the master clock (MCLK_{EXT}) frequency proportionally. Any deviation of the clock source from the nominal supported rates are directly imparted to the output clock rate by the same factor (e.g., +100-ppm offset in the frequency of MCLK_{EXT} becomes a +100-ppm offset in LRCK/FSYNC and SCLK).

3.I2S interface timing

5.Applies to Master and Slave Modes, unless specified otherwise.

- 6.Maximum LRCK duty cycle is equal to frame length, in SCLK periods, minus 1. Maximum duty cycle occurs when LRCK high (xSP_LCHI) is set to 768 SCLK periods and LRCK period (xSP_LCPR) is set to 769 SCLK periods.
- 7.Data may be latched/launched on either the rising or falling edge of SCLK.
- 8. SCLK duty cycle in Master Mode depends on Master Mode clock configuration, and can vary by up to 1 MCLKEXT period.
- 9. Data is latched/launched on the rising or falling edge of SCLK as determined by xSP_SCPOL_OUT, xSP_SCPOL_IN, and xSP_FSD bits. See the SCLK launching specs in [Table 3-18.](#page-20-1)

Table 3-19. DSD Switching Characteristic

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows CS43130 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL = 1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; T_A = +25°C; C_L = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at V_{OL} and V_{OH} thresholds (see [Table 3-11\)](#page-18-0).

1.Serial audio input interface timing

2.Phase modulation mode serial audio input interface timing

Table 3-20. I2C Slave Port Characteristics

Test conditions (unless specified otherwise): [Fig. 2-1](#page-9-1) shows typical connections; Inputs: GNDA = GNDL = GNDCP = 0 V; all voltages with respect to ground; VL = 1.8 V; inputs: Logic 0 = GNDA = 0 V, Logic 1 = VL; T_A = +25°C; SDA load capacitance equal to maximum value of C_B = 400 pF; minimum SDA pull-up resistance, R_{P(min)}.¹ [Table 3-1](#page-10-1) describes some parameters in detail. All specifications are valid for the signals at the pins of the CS43130 with the specified load capacitance.

1. The minimum R_P value (resistor shown in [Fig. 2-1\)](#page-9-1) is determined by using the maximum level of VL, the minimum sink current strength of its respective output, and the maximum low-level output voltage V_{OL} . The maximum R_P value may be determined by how fast its associated signal must transition (e.g., the lower the value of R_P, the faster the I²C bus is able to operate for a given bus load capacitance). See I²C bus specification referenced in [Section 13.](#page-135-2)

2. All timing is relative to thresholds specified in [Table 3-11](#page-18-0), V_{IL} and V_{IH} for input signals, and V_{OL} and V_{OH} for output signals.

3.I²C control-port timing

4. Data must be held long enough to bridge the transition time, t_F , of SCL.

5.Time from falling edge of SCL until data output is valid.

6.Upon setting MCLK_SRC_SEL and sending the I2C stop condition, the switching of RCO and other MCLK_INT sources occurs. A least wait time as specified is required after changing MCLK_SRC_SEL and sending the I²C stop condition before the next I²C transaction is initiated.

4 Functional Description

This section describes the general theory of operation of the CS43130, tracing the signal and control flow through the various blocks within the device. It comprises the following sections:

- [Section 4.1,](#page-23-1) "[Overview](#page-23-1)"
- [Section 4.2,](#page-26-0) "[Analog Outputs](#page-26-0)"
- [Section 4.3,](#page-27-0) "[Class H Amplifier Output"](#page-27-0)
- [Section 4.4,](#page-31-0) "[Alternate Headphone Inputs](#page-31-0)"
- [Section 4.5,](#page-32-0) "[Headphone Presence Detect and Output Load Detection](#page-32-0)"
- [Section 4.6,](#page-35-0) "[Clocking Architecture"](#page-35-0)
- [Section 4.7,](#page-38-0) "[Clock Output and Fractional-N PLL"](#page-38-0)
- [Section 4.8,](#page-40-0) "[Filtering Options](#page-40-0)"
- [Section 4.9,](#page-41-0) "[Audio Serial Port \(ASP\)"](#page-41-0)
- [Section 4.10](#page-49-0), ["DSD Interface"](#page-49-0)
- [Section 4.11](#page-51-0), ["DSD and PCM Mixing](#page-51-0)"
- [Section 4.12](#page-51-1), ["Standard Interrupts"](#page-51-1)
- [Section 4.13](#page-52-0), ["Control Port Operation](#page-52-0)"

4.1 Overview

4.1.1 Analog Outputs

The analog output block includes separate pseudodifferential headphone Class H amplifiers output. An on-chip inverting charge pump creates a positive and negative voltage equal to the input, allowing an adaptable, full-scale output swing centered around ground. The resulting internal amplifier supply can be ±VCP, or ±VP_LDO (either ±3.0 V with HV_EN = 1 or ± 2.6 V with HV $EN = 0$).

The inverting architecture eliminates the need for large DC-blocking capacitors and allows the amplifier to deliver more power to HP loads at lower supply voltages. This adaptive power supply scheme converts traditional Class AB amplifiers into more power-efficient Class H amplifiers.

4.1.2 Alternate Headphone Inputs

The alternate headphone inputs provide an integrated selectable path to interface between the system codec output and the headphone connector, which allows for lower-power operation in applications such as voice or compressed music playback. These inputs eliminate the need for an external audio switch and prevent the high-fidelity headphone outputs of CS43130 from degradation by the external audio switch.

4.1.3 Headphone Detection

The CS43130 detects the presence of a headphone and notifies the application processor to wake up through an interrupt event.

4.1.4 Headphone Impedance Measurement

The CS43130 detects headphone impedance information at low frequencies, which can be used to adjust the system properly to accommodate different load conditions. One example is to adjust signal chain gain to avoid distortion.

The CS43130 also provides impedance measurement functions to evaluate the headphone load within 20 Hz to 20 kHz. A specific frequency is selected and the impedance measurement process is initiated by setting the register. Through a series of interrupt events, the CS43130 notifies application processor to retrieve the impedance information after completion.

4.1.5 Audio Interfaces and Supported Formats

There are two serial input ports on the CS43130, the audio serial port (ASP) and the auxiliary serial port (XSP). The ASP on the CS43130 supports I2S, TDM, and DoP (DSD over PCM) formats up to a 384-kHz sample rate. The XSP on the CS43130 supports the DoP format up to a 352.8-kHz sample rate.

The CS43130 also has a dedicated DSD interface to support up to 128•Fs. The DSD interface shares pins with the XSP.

4.1.6 System Clocking

The CS43130 internal MCLK can be sourced from three options:

- Direct MCLK/crystal mode. The internal MCLK is provided through XTI/MCLK pin directly or generated by crystal oscillator.
- PLL mode. A PLL reference CLK is provided externally through XTI/MCLK. The PLL is configured, and output is used as the internal MCLK.
- RCO mode. An internal RCO is used as the internal MCLK. Note that HPIN input path is the only supported audio playback feature in this mode for optimized power consumption. This mode can also support HP detection and I2C communication. DAC playback and headphone impedance measurement function s are not supported.

The clock output is provided for audio applications that require high quality audio rate system clock. This clock output can be sourced from the following two options:

- The clock generated by the CS43130 crystal oscillator.
- Output of the internal Fractional-N PLL that refers to MCLK input. See [Section 4.7.1](#page-38-1) for supported frequencies.

The internal MCLK is used to generate serial port clocks. See [Table 4-6](#page-45-0) for supported LRCK combinations.

4.1.7 System Interrupts

The CS43130 includes an open-drain interrupt output (INT pin). Interrupt mask registers control whether an event associated with an interrupt status/mask bit pair triggers the assertion of INT. All types of interrupts are described in [Section 4.11.](#page-51-0)

4.1.8 System Reset

The CS43130 offers two types of reset options:

- Asserting RESET. If RESET is asserted, all registers and all state machines are immediately set to their default values/states. No operation can begin until RESET is deasserted. Before normal operation can begin, RESET must be asserted at least once after the VP supply is first brought up.
- Power-on reset (POR). If the VD supply is lower than the POR threshold specified in [Table 3-16,](#page-19-2) the VD register fields and the state machines are held in reset, setting them to their default values/states. The POR releases the reset when the VD supply goes above the POR threshold. When the VD supply is turned on, the VL and VA supplies must also be turned on at the same time.

4.1.9 Power Down

The CS43130 has a register byte to power down individual components on the chip. Before any change can be applied to an individual component (except PLL), the block must be powered down first. For the PLL, changes can be applied after PLL_START is cleared.

The PDN, HP bit is responsible for enabling or disabling the playback signal chain operation. All the necessary components for playback operation need to be powered up and configured properly before PDN_HP is cleared. To disable the playback signal chain, PDN, HP is set. PDN, HP needs to be set before making any changes to the playback signal chain setup, except the following functions:

- Volume and mute related functions
- PCM filter settings (see [Section 7.5.2](#page-108-2))

Before ASP, XSP, or DSDIF can safely power down, PDN_HP must be asserted, and PDN_DONE_INT must be present. For XTAL or PLL used as the source of internal MCLK, PDN_HP needs to be set first and MCLK source needs to be properly switched away before PDN_XTAL or PDN_PLL is set. If PLL output is only used as the source of CLKOUT, PDN_ PLL can be set without PDN HP being asserted. If the steps described above are not followed, the CS43130 enters an unresponsive state.

PDN_CLKOUT does not require PDN_HP to be set before it is asserted.

PDN HP should be set before using headphone input path and load detection function. Refer to the functional description of these two components for further details.

Recommended power-up and power-down sequences can be found in the [Section 5.2](#page-55-2).

4.2 Analog Outputs

The CS43130 provides an analog output that is derived from the digital audio input ports. This section describes the general flow of the analog outputs.

4.2.1 Analog Output Signal Flow

The CS43130 signal flow is shown in [Fig. 4-1.](#page-26-1)

Figure 4-1. Analog Output Signal Flow

The CS43130 has 4 settings of full scale voltage, which are determined by OUT_FS[1:0]. The proper full scale voltage must be set first, and the digital volume settings is used to control signal levels.

The CS43130 digital volume control allows independent control of the signal level in 1/2 dB increments from 0 dB (0b0000 0000) to -127 dB (0b1111 1110) by using x VOLUME y (where "x" is either PCM or DSD; "y" is either A or B) register. When the x_VOL_BEQA bit is set, both volumes can be changed simultaneously using x_VOLUME_A). The volume changes are implemented as dictated by PCM_SZC[1:0] and DSD_SZC in the signal control register (see [Section 7.4.3](#page-106-0) and [Section 7.5.5\)](#page-109-2). If soft ramping is enabled, gain and attenuation changes are carried out by incrementally changing the volume level in 1/8-dB steps, from the previous level to the new level. For PCM, when PCM $SZC[1:0] = 2$, the volume level changes at an approximate rate of 1 dB/ms. For DSD, when DSD_SZC = 1, the volume level also changes at an approximate rate of 1 dB/ms during power up or when coming out of a mute state (DSD_MUTE_x = 1). Note that when recovering from an error state caused by static DSD data (DSD_STUCK_INT = 1), the volume output will resume at the level specified in DSD_VOLUME_x registers. Both channels can be inverted by setting the INV_A and INV_ B bits.

The CS43130 provides individual ramp-up control option (from the global soft ramp settings) for a specific scenario. The PCM_RAMP_DOWN bit is for the scenario when the interpolation filter switches during PCM playback. Refer to the register description for setting details.

The CS43130 can mute both channels simultaneously or independently. Also, it can auto-mute on both PCM stream and DSD stream when mute pattern is identified (defined in PCM_AMUTE and DSD_AMUTE). Additional signal and mute control options can be found in [Section 7.4.3](#page-106-0) and [Section 7.5.5.](#page-109-2)

The CS43130 has an independent set of controls for the DSD processor path as shown in [Fig. 4-1](#page-26-1). The DSD processor also offers the control bit SIGCTL_DSDEQPCM, which maps the PCM_x setting to DSD_x setting, once enabled. As a result, some of the DSD_x register settings are ignored. The registers affected are DSD_VOL_BEQA, DSD_SZC, DSD_

AMUTE, DSD_AMUTE_BEQA, DSD_MUTE_A, DSD_MUTE_B, DSD_INV_A, DSD_INV_B, DSD_SWAP_CHAN, and DSD_COPY_CHAN. Refer to [Section 7.4.1](#page-105-2)[–Section 7.4.7](#page-107-9) for control register details.

4.3 Class H Amplifier Output

[Fig. 4-2](#page-27-1) shows the Class H operation.

Figure 4-2. Class H Operation

The CS43130 headphone output amplifiers use Cirrus Logic two-mode Class H technology. This technology maximizes operating efficiency of the typical Class AB amplifier while maintaining high performance. In a Class H amplifier design, the rail voltages supplied to the amplifier vary with the needs of the music passage that is being amplified. This prevents unnecessarily wasting energy during low power passages of program material or when the program material is played back at a low volume level.

The internal charge pump, which creates the rail voltages for the headphone amplifiers, is the central component of the two-mode Class H technology implemented in the CS43130. The charge pump receives its input voltage from the voltage present on the VCP or VP pin. From this input voltage, the charge pump creates the differential rail voltages supplied to the amplifier output stages. The charge pump can supply two sets of differential rail voltages: ±VCP and ±VP_LDO.

HV_EN setting, as shown in [Fig. 4-3](#page-27-2), determines the VP_LDO voltage as shown in [Table 4-1.](#page-27-3) HV_EN = 1 setting is required to support the 1.7-V full-scale voltage for a 600- Ω load and above. In this setting, minimum VP is required to be higher than 3.3 V, and any load below 600 Ω is not supported. When HV EN = 0, the max output voltage is 1.4-V RMS full-scale voltage. In this setting, minimum VP is required to be higher than 3 V, and the full headphone load range is supported.

Figure 4-3. Internal LDO Configuration

Table 4-1. VP_LDO Voltage Per HV_EN Setting

HV EN	VP_LDO Voltage
	$2.6\sqrt{ }$
	3 U

[Table 4-2](#page-28-1) shows the nominal signal and volume level ranges when the output is set to the adapt modes explained in [Section 4.3.1](#page-28-0). If the signal level is greater than the maximum value of this range, then clipping can occur.

Table 4-2. Class H Supply Modes

1.In adapt-to-signal, the volume level ranges are approximations but are within –0.5 dB from the values shown. 2.Relative to digital full scale with output gain set to 0 dB.

3.In fixed modes, clipping can occur if the signal level exceeds the maximum of this range due to setting the amplifier's supply too low.

4.Thresholds shown are nominal for a 16-Ω stereo load.

4.3.1 Power Supply Control Options

This section describes the two types of operation: standard Class AB and adapt-to-output signal. The set of rail voltages supplied to the amplifier output stages depends on the [ADPT_PWR](#page-110-6) (see [p. 112\)](#page-110-6) setting.

4.3.1.1 Standard Class AB Operation (ADPT_PWR = 001 or 010)

If ADPT_PWR is set to 001 or 010, the rail voltages supplied to the amplifiers are held to ±VP_LDO or ±VCP, respectively. The rail voltages supplied to the output stages are held constant, regardless of the output signal level. The CS43130 amplifiers simply operate in a traditional Class AB configuration.

4.3.1.2 Adapt-to-Output Signal (ADPT_PWR = 111)

If ADPT PWR is set to 111, the rail voltage sent to the amplifiers is based solely on whether the signal sent to the amplifiers would cause the amplifiers to clip when operating on the lower set of rail voltages at certain threshold values.

- If it would cause clipping, the control logic instructs the charge pump to provide the next higher set of rail voltages to the amplifiers.
- If it would not cause clipping, the control logic instructs the charge pump to provide the lower set of rail voltages to the amplifiers, eliminating the need to advise the CS43130 of volume settings external to the device.

4.3.2 Power-Supply Transitions

Charge-pump transitions from the lower to the higher set of rail voltages occur on the next FLYN/FLYP clock cycle. Despite the system's fast response time, the VCP_FILT pin's capacitive elements prevent rail voltages from changing instantly. Instead, the rail voltages ramp up from the lower to the higher supply, based on the time constant created by the output impedance of the charge pump and the capacitor on the VCP FILT pin (the transition time is approximately 20 μ s).

[Fig. 4-4](#page-28-2) shows Class H supply switching. During this charging transition, a high dv/dt transient on the inputs may briefly clip the outputs before the rail voltages charge to the full higher supply level. This transitory clipping has been found to be inaudible in listening tests.

Figure 4-4. VCP_FILT Transitions

When the charge pump transitions from the lower to higher set of rail voltage, there is no delay associated with the transition.

When the charge pump transitions from the higher to the lower set of rail voltages, there is an approximate 5.5-s delay before the charge pump supplies the lower rail voltages to the amplifiers. This hysteresis ensures that the charge pump does not toggle between the two rail voltages as signals approach the clip threshold. It also prevents clipping in the instance of repetitive high-level transients in the input signal. [Fig. 4-5](#page-29-0) shows examples of this transitional behavior.

4.3.3 HP Current Limiter

The CS43130 features built-in current-limit protection for the headphone output. [Table 3-16](#page-19-2) lists the threshold for the current limit during the short-circuit conditions shown in [Fig. 4-6](#page-30-0). For the HP amplifiers, current is from the internal charge pump output, and, as such, applies the current from VCP or VP.

Figure 4-6. HP Short Circuit Setup

4.3.4 External VCP_FILT Supply Mode

To bypass the CS43130 Class-H charge-pump circuit, provide external VCP_FILT± supply with the following conditions:

- When CS43130 is operating, apply +3.0 V with ±5% accuracy to VCP_FILT+ and apply –3.0 V with ±5% accuracy to VCP_FILT–.
- When CS43130 is powered down, external circuits present Hi-Z state to the VCP_FILT+ pin (>1k impedance) and VCP FILT– pin (>10k impedance).
- To avoid possible damage, VCP_FILT± pins must remain within the absolute maximum rating specified.

Figure 4-7. External VCP_FILT Power-Up Sequence

For powering up CS43130 in this mode, the recommended sequence must be followed. This assumes that the CS43130 starts from the status where VCP_FILT± pin are presented with Hi-Z.

- 1. Set EXT_VCPFILT.
- 2. Wait 8 ms after I2C ACK.
- 3. Release and start to ramp external voltage on VCP_FILT± pin.
- 4. Wait until VCP_FILT+ pin voltage to be greater than +2.6V and VCP_FILT– to be less than –2.6 V.

5. Clear the PDN_HP bit.

Figure 4-8. External VCP_FILT Power-Down Sequence

For powering down in this mode, use the following recommended sequence. This assumes that the CS43130 starts from the status where VCP FILT \pm pin are presented with ± 3.0 V, respectively.

- 1. Execute the power down sequence per [Section 5.7](#page-58-0).
- 2. Wait 8 ms after I2C ACK.
- 3. Start to shut-off external supply to VCP_FILT± pins.
- 4. Wait until Hi-Z mode is presented on VCP_FILT± pins.
- 5. Clear EXT_VCPFILT.

4.4 Alternate Headphone Inputs

The top-level schematic of the alternate headphone inputs is shown in [Fig. 4-9.](#page-31-1) Bits PDN_HP and HP_IN_EN configure the audio source for the HPOUT pins. The switches connected to HPINx are controlled by HP_IN_EN. The switches connected to the internal headphone driver are controlled by PDN_HP. When the alternate headphone inputs are selected (HP_IN_EN = 1), the CS43130 internal headphone driver output needs to be disconnected (PDN_HP = 1). Likewise, when the CS43130 internal headphone drivers are enabled, the HPINx switch needs to be open and not in the signal path. User should refer to the Applications section for details on the required sequence of enable and disable HPINx path.

Figure 4-9. Alternative Headphone Input Setup

Before opening the HPINx switches, ramp down any active signal on HPINx pins to a voltage less than the V_{INOFF} value specified in [Table 3-7.](#page-15-0) Similarly, the voltage cannot exceed the same voltage requirement before the switches are closed. To prevent any pop on the headphone, the input should be muted during these transition. The CS43130 has ultralow offset when muted. For pop-free transition on the headphone, it is expected that the source on HPINx pins have low offset to ground when muted.

The recommended sequence to switch from CS43130 to HPINx is as follows:

- 1. Soft ramp content on CS43130 down to mute.
- 2. Set PDN HP and wait for PDN_DONE_INT event.
- 3. If saving power is desired, switch MCLK_INT source to RCO.
- 4. Enable HPINx path.

The recommended sequence to switch from HPINx to CS43130 is as follows:

- 1. Setup CS43130 intended MCLK source for DAC operation (if needed)
- 2. Soft ramp content on HPINx down to mute.
- 3. Disable HPINx path.
- 4. Switch MCLK INT to the intended MCLK source when ready.
- 5. Clear PDN_HP.

4.5 Headphone Presence Detect and Output Load Detection

The CS43130 provides headphone presence-detect and load-detection functionalities functionality.

4.5.1 Headphone Presence Detect

The CS43130 supports headphone presence-detect capability via the HP_DETECT sense pin. HP_DETECT is debounced to filter out brief events before being reported to the corresponding presence-detect status bit and generating an interrupt if appropriate.

4.5.1.1 Headphone Plug Types

The presence detect scheme is designed to support the following plug types:

- Tip-Ring-Sleeve (TRS). Consists of a segmented metal barrel with the tip connector used for HPOUTA, a ring connector used for HPOUTB, and a sleeve connector used for HPGND.
- Tip-Ring-Ring-Sleeve (TRRS). Similar to TRS, with an additional ring connector for the HSIN connection. There are two common pinouts for TRRS plugs:
	- The tip is used for HPOUTA, the first ring for HPOUTB, the second ring for HSGND, and the sleeve for HSIN.
	- An alternate pinout, OMTP (open mobile terminal platform), also called "China headset," swaps the third and fourth connections so that the second ring carries HSIN and the sleeve carries HSGND.

Note that if both TRRS plug types need to be supported at the same time, the CS43130 requires an additional IC to perform the OMTP detect functions and to present the identified HSGND to the CS43130 HPREFx. However, the switch inside the detect IC may degrade the CS43130 performance.

4.5.1.2 Headphone Detect Methods

CS43130 can detect the presence or absence of a plug. For a headphone-presence detect, a sense pin is connected to a terminal on the receptacle such that, if no plug is inserted, the pin is floating. If a plug is inserted, the pin is shorted to the tip (T) terminal. The presence detect function is accomplished by having a small current source inside the CS43130 to pull up the pin if it is left floating (no plug). If a plug is inserted and the sense pin is shorted to HPOUTA, when HP amp is powered down, it is assumed that the sense pin is pulled low via clamps at the HP amp output. If the HP amp is running,

the sense pin is shorted to the output signal and, therefore, is pulled below a certain threshold via the output stage of the HP amp. Thus, a low level at the sense pin indicates plug inserted, and a high level at the sense pin indicates plug removed.

4.5.1.3 Headphone Detect Registers

This section describes the behavior and interaction of the headphone-detect debounce register fields. See [Fig. 4-10](#page-33-0) for reference.

Figure 4-10. Headphone Detect Block Diagram

- • HPDETECT_CTRL configures the operation of the HP detect circuit.
- HPDETECT INV inverts the signal from the HP detect circuit.
- HPDETECT_FALL_DBC_TIME configures the HP_DETECT falling debounce time.
- HPDETECT_RISE_DBC_TIME configures the HP_DETECT rising debounce time.
- HPDETECT_PLUG_DBC shows the falling-edge-debounced version of HP_DETECT signal.
- HPDETECT_UNPLUG_DBC shows the rising-edge-debounced version of HP_DETECT signal.
- HPDETECT PLUG INT shows the headphone plug-in event status.
- HPDETECT UNPLUG INT shows the headphone unplug event status.
- HPDETECT_PLUG_INT_MASK is the interrupt mask of headphone plug-in event status.
- HPDETECT_UNPLUG_INT_MASK is the interrupt mask of headphone unplug event status.

4.5.1.4 Headphone Detect and Interrupts Setup Instructions

The following steps are required for activation of headphone-detect debounce interrupt status:

- 1. Ensure the I2C is ready to respond to control port command.
- 2. Clear the interrupt masks.
- 3. Write to HPDETECT_RISE_DBC_TIME and HPDETECT_FALL_DBC_TIME (see [p. 112\)](#page-111-6) to enable debounce for presence detect plug/unplug.
- 4. Set HPDETECT CTRL to 11 to enable the HPDETECT functions.

The interrupt status bits can be found in [Section 7.6.1](#page-114-4). The status does not contain an event-capture latch (a read always yields the current condition).

4.5.2 HP Load Detection

The CS43130 can measure the impedance of headphone DC load. Before taking measurements, the following criteria must be met:

- The CS43130 is out of reset.
- XTAL is powered on, an external MCLK is provided or PLL mode is used to generate internal MCLK. MCLK INT is properly configured.
- The headphone output is powered down (PDN $HP = 1$).
- The alternate headphone input is powered down (HP_IN_EN = 0).
- HPDETECT is high to indicate a headphone is plugged in.
- The HPLOAD EN bit is set to turn on the impedance measurement subsystem. HPLOAD ON INT is unmasked and there has been a long enough wait to confirm the subsystem is properly started.
- The HPLOAD DC DONE interrupt is unmasked.

Either Channel A or Channel B to be measured by setting HPLOAD CHN SEL. The measurement process by clearing and setting the HPLOAD_DC_START bit. Once started, HPLOAD_DC_BUSY bit is set and a slowly ramping voltage is asserted on the headphone load for a maximum of 200 ms, then holds constant for 100 ms. [Fig. 4-11](#page-34-0) shows the a waveform of the impedance detection voltage.

Upon measurement completion, the following occurs:

- 1. The voltage asserted ramps down for 200 ms and is then removed.
- 2. The result of the measured resistance is reported in RL_DC_STAT.
- 3. HPLOAD DC DONE bit is set and the interrupt is triggered.
- 4. If HPLOAD_DC_ONCE bit has not been set, it is set. This bit is sticky until an HP unplug event has happened.

Once interrupted, the application processor services the interrupt by reading HPLOAD_DC_DONE_INT. At this point, another measurement process can be initiated by clearing and setting the HPLOAD_DC_START bit. The impedance measurement subsystem can also be turned off by clearing the HPLOAD_EN bit. HPLOAD_EN must be cleared (and confirmed by unmasked HPLOAD_OFF_INT) before enabling the headphone output or the alternate headphone input.

During the impedance measurement process, the following conditions trigger the error interrupt bits:

- The headphone load is not present or is unplugged before the impedance measurement is complete (HPLOAD_ UNPLUG_INT).
- The headphone load is out of range, as specified in [Table 3-6](#page-14-0) (HPLOAD_OOR_INT).
- The AC headphone load measurement process is initiated before the HPLOAD_DC_ONCE bit is set (HPLOAD NO_DC_INT).

The HPLOAD error interrupt bits are sticky. If any HPLOAD error interrupt bits are flagged, the RL_DC_STAT value should be treated as invalid.

4.5.2.1 AC Load Detection

The CS43130 can also measure the headphone load impedance in the frequency range of 20 Hz to 20 kHz. The required conditions before the measurement is similar to the low frequency load measurement, with one exception—HPLOAD_ MEAS FREQ is set at the frequency of interest. Refer to [Section 7.5.11](#page-112-0) and [Section 7.5.12](#page-112-1) for details.

After HPLOAD_AC_START bit is cleared and set:

- 1. HPLOAD_AC_BUSY bit is set
- 2. The result of the measured resistance is reported in RL_AC_STAT.
- 3. HPLOAD AC DONE INT is set and the interrupt is triggered.

For each headphone, the low-frequency load measurement must be performed (as indicated by the HPLOAD_DC_ONCE bit) before any impedance is measured at other frequencies. If the low-frequency load measurement is not performed and the process is initiated by pulsing the HPLOAD_AC_START bit low and high, the CS43130 can not generate a test signal and sets the HPLOAD NO DC INT error interrupt bit. Any RL AC STAT value should be treated as invalid.

Once the HPLOAD MEAS FREQ is set to a non-zero value and HPLOAD EN = 1, a tone at the specified frequency is applied on the headphone load. Because the test tone is in the audio frequency range, it can be audible by the headphone user. It is recommended that the user system notify the headphone user of the expected events before initiating this measurement.

For each frequency, the measurement completion time is affected by the frequency of interest. The lower the frequency, the longer the measurement time. For the relationship between the frequency under test and the measurement time, the following applies:

- For frequencies under test less than 6 kHz or when the CS43130 comes out of reset, measurement time is up to 11 periods of the test tone.
- For frequencies under test between 6 and 13 kHz, measurement time is up to 22 periods of the test tone.
- For frequencies under test between 13 and 20 kHz, measurement time is up to 33 periods of the test tone.

See [Section 5.11.3](#page-86-0) for example code of AC impedance measurement.

4.6 Clocking Architecture

4.6.1 Master Clock (MCLK) Sources

The MCLK is required by the CS43130 to operate any functionality associated with control, serial-port operation, or data conversion. Depending on the setting of [MCLK_SRC_SEL](#page-95-0) (see [p. 96\)](#page-95-0), the MCLK can be provided by one of following methods:

- Sourced from a crystal oscillator between XTI/MCLK and XTO pins (see [Fig. 4-12\)](#page-35-1), then used directly as MCLK_INT
- Externally sourced through the XTI/MCLK input pin (see [Fig. 4-13](#page-36-0))
- PLL reference clock is provided through the XTI/MCLK input pin (see [Fig. 4-13](#page-36-0)), then use internal PLL to convert into MCLK_INT
- • Use internal RCO as MCLK. Note that for optimized power consumption, the HPIN input path is the only supported audio playback feature in this mode. Also, this mode can support HP detection and I2C communication. DAC playback and headphone impedance measurement functions are not supported.

Figure 4-12. System Clocking—Crystal Mode

Figure 4-13. System Clocking—External MCLK Mode

If XTAL is used, the supported crystal characteristics and frequencies are listed in [Table 3-14.](#page-19-0) Based on the crystal selection, XTAL_IBIAS must be set properly before powering up. The XTAL_IBIAS information can be found in [Section 5.3.](#page-55-0) PDN_XTAL is cleared to start the crystal oscillator. PDN_XTAL is set to power down the crystal oscillator. The XTAL_READY_INT and XTAL_ERROR_INT status bits indicate the status of crystal operation after power-up. At t_{XTAL_pup} after the crystal oscillator is powered up, if the crystal is started successfully and ready to be used, XTAL_READY_INT is set; if the crystal is started unsuccessfully, XTAL_ERROR_INT is set. The two bits are mutually exclusive when set. Both status bits have corresponding interrupt status bits and interrupt mask bits. To be informed on the crystal status at t_{XTAL} _{pup} after power-up, unmask both interrupts before powering up the crystal.

When the MCLK is supplied to the device through the XTI/MCLK pin, it must comply with the phase-noise mask shown in [Fig. 4-14](#page-36-0). Its frequency must be one of the nominal MCLK_INT frequencies (22.5792 or 24.576 MHz), and its duty cycle must be between 45% to 55%.

Figure 4-14. MCLK Phase Noise Mask Without PLL

When the PLL reference clock is supplied to the device through the XTI/MCLK pin, it must comply with the phase-noise mask shown in [Fig. 4-15](#page-37-1).

Figure 4-15. MCLK Phase Noise Mask With PLL

Further restrictions are listed in [Table 4-3](#page-37-0).

Figure 4-16. MCLK Source Switching

A source to MCLK_INT, either the XTAL (or external MCLK), the PLL, or the RCO, must be provided as long as the CS43130 is operating; otherwise, the CS43130 enters a nonresponsive state, and I2C SDA signal can be held low. The only way to recover from this nonresponsive state is either through a reset or a POR event. Switching MCLK sources during DAC operation causes audible artifacts, but does not put the device in an unrecoverable state. In an MCLK source-switching event, the intended clock source must be present and ready before switching occurs.

After POR or reset event, RCO is selected as default source of MCLK_INT.

4.6.1.1 Internal RC Oscillator

As described in [Section 4.6.1](#page-35-0), the CS43130 includes an internal RC oscillator that can be used as a clock source for peripheral circuit such as control port or charge pump.

4.7 Clock Output and Fractional-N PLL

The CS43130 clock output can be used as a master clock for other data-conversion or signal-processing components, which requires synchronous timing to the CS43130.

The CLKOUT output is enabled by clearing PDN_CLKOUT.

Figure 4-17. CLKOUT Source Selection

Once enabled, CLKOUT is generated either from the internal crystal oscillator output (when used) or from the integrated fractional-N PLL; it can be selected by CLKOUT_SEL. CLKOUT_DIV can be used to set /2, /3, /4, or /8 to divide the selected clock source to targeted frequency.

4.7.1 Fractional-N PLL

The CS43130 has an integrated fractional-N PLL to support the clocking requirements of various applications. This PLL can be enabled or disabled by clearing or setting PDN_PLL bit. The input reference clock for the PLL is signal on XTI/ MCLK pin (crystal-generated or external-feed).

4.7.2 Fractional-N PLL Internal Interface

[Fig. 4-18](#page-39-3) shows how PLL operation can be configured.

Figure 4-18. Fractional-N PLL

Use [Eq. 4-1](#page-39-0) to calculate the PLL output frequency.

$$
PLL_OUT = \frac{PLL_REF}{PLL_REF_PREDIV} \times \frac{PLL_DIV_INT + PLL_DIV_FRAC}{500} \times \frac{1}{512}
$$
 or 1, selected by PL_Mode

Equation 4-1. PLL Output Frequency Equation

PLL_REF source must be in range below:

[Table 4-4](#page-39-1) lists common settings with XTAL input as PLL reference.

[Table 4-5](#page-39-2) lists common settings with MCLK input as PLL reference.

Note that in [Table 4-4](#page-39-1) and [Table 4-5](#page-39-2):

- The PLL_OUT_DIV value must be even.
- PLL OUT frequencies are at 22.5792 or 24.576 MHz. CLKOUT frequencies can be obtained by configuring the CLKOUT_DIV value:

• PLL_ERROR_INT constantly monitors the PLL error status after PLL_START is set, assuming the PLL reference input is stable and accurate.

4.7.2.1 Powering Up the PLLs

To power up the PLL, follow the following default sequence:

- 1. Enable the PLL by clearing PDN_PLL.
- 2. Configure PLL_REF_PREDIV.
- 3. Configure PLL_OUT_DIV.
- 4. Configure the three fractional factor registers, PLL_DIV_FRAC.
- 5. Set the integer factor, PLL DIV INT, to the desired value.
- 6. Configure PLL_MODE and PLL_CAL_RATIO.
- 7. After properly unmasked (clearing PLL_READY_INT_MASK and PLL_ERROR_INT_MASK), PLL_READY_INT, and PLL_ERROR_INT are used to monitor if PLL has been successfully started.
- 8. Turn on the PLL by setting PLL_START.

4.7.2.2 Powering Down the PLL

- 1. Clear PLL START to stop the PLL operation.
- 2. For further power saving, set PDN_PLL to disable the PLL block.

4.8 Filtering Options

To accommodate the increasingly complex requirements of digital audio systems, the CS43130 incorporates selectable filters in different playback modes. Note that when switching between filter options, the CS43130 headphone needs to be powered down in accordance with the sequence specified in [Section 5.7.1](#page-58-0) first before applying any filter changes. After the filter is changed, for audio playback, the CS43130 headphone must be powered up.

For PCM/TDM mode, the following interpolation filtering options can be selected:

- Fast roll-off and slow roll-off interpolation filter options.
- In each option above, both low-latency and normal phase-compensation filtering options can be used.
- Nonoversampling (NOS) mode is provided, which minimizes the internal digital processing. Once NOS mode is set, the settings on the above two options are ignored.

The combination of the options results in five different filter combinations. The specifications for each filter can be found in [Table 3-8,](#page-15-0) and response plots can be found in [Section 9](#page-121-0). These filters have been designed to accommodate a variety of musical tastes and styles. The PCM filter option register (see [Section 7.5.2\)](#page-108-0) is used to select filter options.

When in octuple-speed mode, the filter options above are not available and the internal digital processing is minimized. See the specification in [Table 3-8](#page-15-0) for filter characteristics.

The DSD processor mode uses a decimation-free DSD processing technique that allows for features such as matched PCM level output, DSD volume control, and 50-kHz on-chip filter.

4.9 Audio Serial Port (ASP)

The independent, highly configurable ASPs and auxiliary serial ports (XSPs) communicate audio data from other system devices, such as applications processors. Both ports can be configured to support common audio interfaces, TDM/I2S and left-justified (LJ).

ASP supports both PCM and DoP stream playback. XSP can only support DoP stream playback. For DAC playback, only one port needs to be enabled. Both ports are enabled only in specific application, such as PCM notification mixing with DSD/DoP content. Details regarding this application setup can be found in [Section 4.12](#page-51-0).

In this section, the reference to both ports is generalized as "xSP" to explain the common settings between the two ports.

4.9.1 Master and Slave Timing

Each serial port can operate as either the master of timing or as a slave to another device's timing. If xSP M/\overline{S} is set, the serial port acts as a clock master. If xSP M/ \overline{S} is cleared, the serial port acts as a clock slave.

- In Master Mode, xSP_SCLK and xSP_LRCK are outputs derived from the internal MCLK.
- In Slave Mode, xSP_SCLK and xSP_LRCK are inputs. Although the CS43130 does not generate the interface timings in Slave Mode, the expected LRCK and SCLK format must be programmed in the same way as in Master Mode (see [Table 3-18](#page-20-0)).
- In both modes, the serial port sample rate register (xSP_SPRATE) must be set per audio content before enabling the serial port.
- When using ASP for PCM playback, the audio serial port sample bit size register (ASP_SPSIZE) must be set per audio content before enabling the ASP.
- When using XSP or ASP for DoP playback, the serial port sample bit size register (XSP_SPSIZE or ASP_SPSIZE) must be set per audio content before enabling the XSP or ASP. Note that the XSP_SPSIZE or ASP_SPSIZE must reflect the length of both DSD marker bits together with audio bits.

4.9.2 Power-Up, Power-Down, and Tristate

The xSP has separate power-down and tristate controls (PDN_xSP and xSP_3ST) for input data paths, which minimizes power consumption if the input port is not used. xSP master/slave operation is controlled only by the xSP_M/S setting, irrespective of the PDN_xSP and xSP_3ST settings.

- PDN xSP. If a serial port's SDIN functionality is not required, xSP can be powered down by setting PDN xSP, which powers down the input data path and clocks of the serial port.
- xSP_3ST. In Master Mode, setting xSP_3ST tri-states the SCLK and LRCK clocks. Before setting an xSP_3ST bit, the associated serial port must be powered down and must not be powered up until the xSP_3ST bit is cleared. In Slave Mode, xSP_3ST does not affect the functionality of SCLK and LRCK clocks, given both pins are input pins.

4.9.3 I/O

The ASP port is associated with SDIN1, SCLK1, and LRCK1. The XSP port is associated with SDIN2, SCLK2, and LRCK2, which are shared with DSD interface:

• SCLKx—Serial data shift clock

- LRCKx—Toggles at external sample rate (Fs_{ext}). LRCK (left/right, I²S) identifies each channel's (left or right) location in the data word when I²S format is used. LRCK identifies the start of each serialized data word. FSYNC (frame sync clock, TDM) identifies the start of each TDM frame.
- SDINx—Serial data input

4.9.4 High-Impedance Mode

Serial ports can be placed on a clock bus that allows multiple masters without the need for external buffers. xSP_3ST bits place the internal buffers for the respective serial-port interface signals in a high-impedance state, allowing another device to transmit clocks without bus contention. When the CS43130 serial port is a timing slave, its SCLK and LRCK I/Os are always inputs and are thus unaffected by the xSP_3ST control. [Fig. 4-19](#page-42-0) shows the busing for CS43130 master timing serial-port use case.

Note: x = XSP or ASP

Figure 4-19. Serial Port Busing when Master Timed

4.9.5 Clock Generation and Control

The CS43130 has a flexible serial port clock generation subsystem that allows independent clocking of the two serial ports. When operating as a master port, the serial port provides a bit clock (xSP_SCLK) and a left-right/frame sync signal (xSP_ LRCK/FSYNC).

[Fig. 4-20](#page-42-1) and [Fig. 4-21](#page-43-0) show the serial port clocking architecture.

Figure 4-20. xSP SCLK and MCLK Architecture

As shown in [Fig. 4-20,](#page-42-1) the master-mode SCLK output for each serial port is derived from the internal MCLK. The SCLK output can be configured to various frequencies to accommodate many sample rates, sample sizes, and channel counts. The SCLK is output of a fractional divide from the internal MCLK input, where N is the numerator and M is the denominator.

Note: Depending on the chosen fractional divide configuration, the SCLK duty cycle can vary by one MCLK period.

Input and output SCLK polarity controls (xSP_SCPOL_IN and xSP_SCPOL_OUT) are also available. As shown in [Fig. 4-20](#page-42-1), if Master Mode is used, both polarity controls affect the SCLK used by the serial port module. For example, both polarity controls must be set to invert (xSP_SCPOL_IN = xSP_SCPOL_OUT = 1) to invert the SCLK output and output data on the falling edge. In typical use cases, the values of xSP_SCPOL_IN equals xSP_SCPOL_OUT in each serial port. See [Fig. 4-23](#page-44-0) for example waveforms showing the various settings of the SCLK polarity controls.

Likewise, input and output LRCK polarity controls (xSP_LCPOL_IN and xSP_LCPOL_OUT) are available. In Master Mode, both LRCK polarity controls affect the LRCK used by the serial-port module as shown in [Fig. 4-21](#page-43-0). In typical-use cases, the value of xSP_LCPOL_IN equals xSP_LCPOL_OUT in each serial port.

Figure 4-21. xSP LRCK Architecture

As shown in [Fig. 4-22,](#page-43-1) xSP_LCPR determines the LRCK/FSYNC period, in units of SCLK periods. The LRCK period effectively sets the length of the frame and the number of SCLK periods per Fs. Frame length may be programmed in single SCLK period multiples from a minimum of 16 SCLK:Fs up to 1536 SCLK:Fs.

The LRCK-high width (xSP_LCHI) controls the number of SCLK periods for which the LRCK signal is held high during each frame. Like the LRCK period, the LRCK-high width is programmable in single SCLK periods, from a minimum of one period to a maximum of the LRCK period minus one (and an absolute maximum of 768 SCLK periods). That is, LRCK-high width must be less than the LRCK period.

Figure 4-22. xSP LRCK Period, High Width

As shown in [Fig. 4-23](#page-44-0), if Serial Port 50/50 Mode is enabled (xSP_5050 = 1), the LRCK high duration must be programmed to the LRCK period divided by two (rounded down to the nearest integer when the LRCK period is odd). When the serial port is in 50/50 Mode, setting the LRCK high duration to a value other than half of the period results in erroneous operation.

Figure 4-23. xSP_LRCK Period, High Width, 50/50 Mode

[Fig. 4-24](#page-45-0) shows how LRCK frame start delay (xSP_FSD) controls the number of SCLK periods delay from the LRCK synchronization edge to the start of frame data.

Figure 4-24. LRCK FSD and SCLK Polarity Example Diagram

Table 4-7. Serial Port Clock Generation—Supported Configurations for 32-bits and 4 Channels

4.9.6 Channel Location and Size

Each serial-port channel has a programmable location offset (xSP_RX_CHn). Channel location is programmable in single SCLK period resolution. When set to the minimum location offset, the channel transmits or receives on the first SCLK period of a new frame.

Channel size is programmable in byte resolution from 8 to 32 bits using xSP_RX_CHn_RES. Channel size and location must not be programmed such that channel data extends beyond the frame boundary. Size and location must not be programmed such that data from a given SCLK period is assigned to more than one channel. The example in [Fig. 4-25](#page-46-0) shows channel location and size.

Figure 4-25. Example Channel Location and Size

4.9.7 Frame Start Phase

The serial port can start a frame when xSP_LRCK/FSYNC is high or low, depending on xSP_STP. In typical TDM use cases, a frame starts when FSYNC is high (xSP_STP = 1).

If xSP STP = 0, the frame begins when LRCK/FSYNC transitions from high to low. See [Fig. 4-26](#page-47-0) for an example in 50/50 mode. The TDM Mode behaves similarly.

Note: This diagram assumes xSP _FSD = 0.

Figure 4-26. Example 50/50 Mode (ASP_STP = 0)

• If xSP STP = 1, the frame begins when LRCK/FSYNC transitions from low to high. See [Fig. 4-27](#page-47-1) for an example in 50/50 mode. TDM mode is similar.

Figure 4-27. Example 50/50 Mode (ASP_STP = 1)

4.9.8 50/50 Mode

In typical two-channel $12S$ operation (50/50 Mode, xSP 5050 = 1), the LRCK duty cycle is 50%, and each channel is transferred during one of the two LRCK phases. In this mode, each serial port channel can be independently programmed to output when LRCK/FSYNC is high or low; this is called the *channel-active phase*.

If the active-phase control bit (xSP_RX_CHn_AP) is set, the respective channel is output when LRCK/FSYNC is high. If xSP_RX_CHn_AP is cleared, the respective channel is output if LRCK/FSYNC is low. Examples of each setting of xSP RX CHn AP are shown in [Fig. 4-26](#page-47-0) and [Fig. 4-27](#page-47-1).

In 50/50 Mode, the channel location (see [Section 4.9.6\)](#page-46-1) is calculated within the channel-active phase. If there are N bits in a frame, the location of the last bit of each active phase is equal to $(N/2) - 1$.

Note: If xSP_5050 is set, xSP_LCHI must be programmed to half of xSP_LCPR for a 50% duty cycle. Also, only two channels can be enabled for the corresponding serial port.

4.9.9 Serial Port Status

Each serial port has five status bits. Each bit is sticky and must be read to be cleared. The status bits have associated mask bits to mask setting the INT pin when the status bit sets. A brief description of each status bit is shown in [Table 4-8](#page-48-1).

4.9.10 Serial Port Clock Pin Status

There are various control bits available that affect the output state of the serial port clock and data pins. [Table 4-9](#page-48-0) summarizes the possible states depending on these bit settings.

xSP 3ST	xSP M/S	PDN xSP	xSP SCLK Pin State	xSP_LRCK/FSYNC Pin State
			Hi-Z with weak pull-down	Hi-Z with weak pull-down
			Hi-Z with weak pull-down	Hi-Z with weak pull-down
			Active	Active
			Inactive	Inactive

Table 4-9. xSP_SCLK and xSP_LRCK/FSYNC Pin States

1.If xSP_LCPOL_OUT is set, xSP_LRCK/FSYNC inactive output is high. If xSP_LCPOL_OUT is cleared, xSP_LRCK/FSYNC inactive output is low.

4.9.11 DoP (DSD over PCM) Mode

DoP is a protocol for packetizing DSD data into a PCM frame for transmission over an existing I2S interface. The ASP or XSP can accept DSD data in DoP format.

To use the DoP interface in Slave Mode, if MCLK_INT = 22.5792 MHz, the DoP interface clocks are required to be synchronous to MCLK_INT.

Each sample is 24 bits, as shown in [Fig. 4-28](#page-49-0), where the 8 most significant bits are used for the DSD marker and alternate with each sample between 0x05/0xFA. Each channel within a sample contains the same marker. The remaining 16 least significant bits are then used for the DSD data, with the first or oldest bit in Slot t0. It is required that markers are provided continuously when the DoP interface is enabled, or a random sustained DC voltage asserts on loads from CS43130 outputs.

Data Stream Example of Stereo DoP

Figure 4-28. DoP Data Sample and Stereo Stream Example

Each PCM frame is assigned to a specific channel (left or right), and when used for DSD streaming, each PCM frame contains only DSD data corresponding to its assigned channel. The CS43130 unpacks the received DoP data and reforms it into a DSD stream to feed the internal DSD data paths.

It includes the following features:

- 24 bits per PCM data sample
- I²S format is supported
- DoP data is unpacked internally for DSD playback
- Clock Master and Slave Mode
- Up to 128 Fs DSD stream
	- Accepts a 64•Fs DSD stream with LRCK@176.4 kHz
	- Accepts a 128•Fs DSD stream with LRCK@352.8 kHz

To enable DoP interface on the ASP to take in DSD source:

- 1. Configure the ASP per clocking/format required by DoP content.
- 2. Configure DSD_SPEED per DoP content.
- 3. Set DSD_PRC_SRC = 01 and DSD_EN = 1.

4.10 DSD Interface

The DSD interface is enabled or disabled by PDN_DSDIF bit. When cleared, the DSD data interface is enabled. When using this interface, the DSD interface clock can be mastered by the CS43130 (DSD M/SB=1). If set to Master Mode, DSDCLK toggles if both PDN_DSDIF and XSP_3ST bits are cleared, and DSD_EN is set.

If the DSD interface clock is slaved (DSD_M/SB=0), when MCLK_INT is set as 22.5792 MHz, DSDCLK is required to be synchronous to MCLK_INT. The DSDCLK can be derived by either:

• Exporting 1/4 or 1/8 the frequency of the CS43130 crystal to CLKOUT, or

Sourcing MCLK_INT and DSDCLK from the same external clock source

The DSD_EN bit, when set, is used to configure the device for processing DSD sources. DSD_PRC_SRC configures the DSD interface used for feeding into the DSD processor. DSD_SPEED specifies if a 64•Fs or 128•Fs DSD stream is provided. If PDN_DSDIF = 0 and DSD_M/SB = 1, DSD_SPEED determines the DSDCLK clock frequency generated. When configuring the DSD interface, follow these steps:

- 1. Configure the DSD_M/SB, DSD_SPEED, DSD_PRC_SRC, and XSP_3ST.
- 2. Release PDN_DSDIF.
- 3. Enable DSD_EN.

The DSD_PM_EN bit selects phase modulation (data plus data inverted) as the style of data input. In this mode, the DSD PM_SEL bit selects whether a 128•Fs or 64•Fs clock is used for phase-modulated 64•Fs data (see [Fig. 4-29\)](#page-50-0). Use of phase modulation mode may not directly affect the performance of the CS43130, but may lower the sensitivity of other board-level components to the DSD data signals. Note that phase modulation mode is supported only for DSD 64•Fs data rate.

The CS43130 can detect overmodulation errors in the DSD data that do not comply to the SACD specification. Setting INV_DSD_DET enables detection of overmodulation errors. This condition is reported through the DSD_INVAL_A_INT and DSD_INVAL_B_INT status bits. Overmodulated DSD data is converted as received without intervention, but performance at these levels cannot be guaranteed. Setting STA_DSD_DET allows the CS43130 to mute a DSD stream that is stuck at 1 or 0. This condition is reported through the DSD_STUCK_INT status bit. See [Section 7.6.5](#page-116-0) for descriptions of the DSD error reporting bits.

More information for these register bits can be found in [Section 7.](#page-94-0)

The DSD input structure and analog outputs are designed to handle a nominal 0 dB-SACD (50% modulation index) at full-rated performance. When 0 dB-SACD and 0 dBFS PCM need to be level matched, DSD ZERODB must be set. In this mode, signals of +3-dB SACD may be applied for brief periods of time; however, performance at these levels is not guaranteed. If sustained levels approaching +3-dB SACD levels are required, DSD_ZERODB must be cleared, which matches a +3-dB SACD output level.

Figure 4-29. DSD Phase Modulation Mode Diagram

4.11 DSD and PCM Mixing

For mobile application, the CS43130 provides a feature for mixing in PCM notification during DSD playback, with the setup in [Table 4-10](#page-51-1).

PCM Input Configuration			DSD Input Configuration			
12S or TDM on	44.1 kHz	Master	DSD on DSD IF	2.8224 or 5.6448 MHz	Master	
ASP.		Slave 1		on DSDCLK	Slave 1	
		Master	DoP on XSP	176.4 or 352.8 kHz	Master	
		Slave 1			Slave	

Table 4-10. Mixing Configurations Supported by the CS43130

1.The ASP/XSP subclocks and DSDCLK are required to be synchronous.

It is assumed that the DSD path has been properly configured for DSD playback, and DSD_AMUTE function is disabled.

During normal DSD playback, the ASP can be shut down. At the PCM notification event, the ASP must be properly configured to receive PCM samples at 44.1 kHz. After the ASP subclocks are running, set MIX_PCM_PREP to indicate to the CS43130 that the PCM mixing event is imminent. After 1.6 ms, MIX_PCM_DSD can be safely set to initiate the mixing process. After the PCM notification mixing is complete, clear both MIX_PCM_DSD and MIX_PCM_PREP at the same time. If desired, the ASP can be shut down to save power.

When mixing, use both PCM and DSD volume controls to attenuate the signal content on both paths (e.g., at least –6-dB attenuation on each) to avoid clipping on the mixing product. Use PCM_VOLUMEx to adjust the PCM path and DSD VOLUMEx to adjust the DSD path. All the signal path settings apply to both path's individual settings.

Figure 4-30. PCM and DSD Mixing Signal Flow

4.12 Standard Interrupts

The interrupt output pin, INT, is used to signal the occurrence of events within the device's interrupt status registers. Events can be masked individually by setting corresponding bits in the interrupt mask registers. [Table 4-11](#page-52-0) lists interrupt status and mask registers. The configuration of mask bits determines which events cause the immediate assertion of INT:

- When an unmasked interrupt status event is detected, the status bit is set, and INT is asserted.
- When a masked interrupt status event is detected, the interrupt status bit is set, but INT is not affected.

Once INT is asserted, it remains asserted until all status bits that are unmasked and set have been read. Interrupt status bits are sticky and read-to-clear. Once set, they remain set until the register is read and the associated interrupt condition is not present. If a condition is still present and the status bit is read, although INT is deasserted, the status bit remains set.

To clear status bits set due to the initiation of a block, all interrupt status bits must be read after the corresponding module is enabled and before normal operation begins. Otherwise, unmasking these previously set status bits causes assertion of $\overline{\text{INT}}$.

Interrupt source bits are set when edge-detect interrupts is detected, and they remain set until the register is read and the condition that caused the bit to assert is no longer present.

[Fig. 4-31](#page-52-1) shows sticky-bit behavior.

Figure 4-31. Example of Rising-Edge-Sensitive, Sticky, Interrupt-Status-Bit Behavior

Table 4-11. Interrupts Events and Register Bit Fields

4.13 Control Port Operation

The control port is used to access control registers and on-chip memory locations, allowing the device to be configured for desired operational modes and formats. Control port operation may be completely asynchronous with respect to the audio sample rates. However, to avoid potential interference problems, control port pins must remain static if no operation is required.

The control port operates using a I2C interface with the CS43130 acting as a slave device. Device communication must not begin until t_{PUD} (refer to [Table 3-20\)](#page-22-0) after power conditions are ready and RESET is released.

4.13.1 I2C Control Port Operation

The I2C control port operates completely asynchronously with the audio sample rates. However, to avoid interference problems, the I2C control-port pins must remain static if no operation is required.

The control-port uses the I2C interface, with the chip acting as a slave device. The I2C control port can operate in the following modes:

- Standard Mode (SM), with a bit rate of up to 100 kbit/s
- Fast Mode (FM), with a bit rate of up to 400 kbit/s
- Fast Mode Plus (FM+), with a bit rate of up to 1 Mbit/s

SDA is a bidirectional data line. Data is clocked into and out of the CS43130 by the SCL clock. [Fig. 4-32,](#page-54-0) [Fig. 4-33,](#page-54-1) and [Fig. 4-34](#page-54-2) show signal timings for read and write cycles. A Start condition is defined as a falling transition of SDA while SCL is high. A stop condition is defined as a rising transition of SDA while SCL is high. All other transitions of SDA must occur while SCL is low.

To configure the last two bits of I2C address, CS43130 detects the ADR resistor connection type and measures the resistance upon a device power up (POR event) or after a hardware reset event (RESET deasserted). Based on the detected resistance, the I2C address is latched and cannot be changed until the next hardware reset event. The I2C address configuration is not ready until t_{PLID} after the hardware reset event. During this period, the CS43130 does not respond to any user-issued I2C command. After configuration, the IC tristates the ADR pin and becomes high impedance internally to avoid a constant bias current.

When the ADR pin is directly connected to ground, the last two bits of the I2C address are configured as 00 (default). For the other options, use a resistor (with 5% accuracy) as suggested in the [Table 4-12](#page-53-1).

Table 4-12. I2C Address Configurations

If the operation is a write, the 3 bytes after the chip address are the memory address pointer (MAP) that select the address of the register to be read or written to next. The byte following the MAP is the control byte. Bit[0] of the control byte, INCR, selects whether autoincrementing is to be used (INCR = 1), allowing successive reads or writes of consecutive registers. Bits[2:1] of the control byte indicate the size of the data for the autoincrement to be acted on. [Table 4-13](#page-53-0) explains the format for the I2C control byte.

Each byte transferred on the I2C bus is separated by an acknowledge (ACK) bit. The CS43130 acknowledges each input byte read from the host, and the host must acknowledge each byte transmitted from the CS43130.

For write operations, the data bytes following the MAP byte are written to the CS43130 register addresses pointed to by the last received MAP address, plus however many autoincrements have occurred. [Fig. 4-32](#page-54-0) shows a write pattern with autoincrementing.

Figure 4-32. Control Port Timing, I2C Writes with Autoincrement (8-bit Data Access)

For read operations, the contents of the register pointed to by the last received MAP address (plus however many autoincrements have occurred if INCR was previously set) are output in the next byte. [Fig. 4-33](#page-54-1) shows a read pattern following the write pattern in [Fig. 4-32.](#page-54-0) Notice how read addresses are based on the MAP bytes from [Fig. 4-32.](#page-54-0)

Figure 4-33. Control Port Timing, I2C Reads with Autoincrement (8-Bit Data Access)

To generate a read address not based on the last received MAP address, an aborted write operation can be used as a preamble (see [Fig. 4-34\)](#page-54-2). Here, a write operation is aborted (after the ACK for the control byte) by sending a Stop condition.

Figure 4-34. Control Port Timing, I2C Reads with Preamble and Autoincrement (8-Bit Data Access)

5 Applications

This section provides recommended application procedures and instruction sequences for standard CS43130 operations.

5.1 PLL Clocking

Data-path logic is in the MCLK INT domain, where MCLK INT is expected to be 22.5792 or 24.576 MHz. For clocking scenarios in which the external system MCLK provided to CS43130 is neither 22.5792 nor 24.576 MHz, the PLL must be turned on to provide the desired internal MCLK. At start up, the system uses RCO as the internal MCLK for PLL programming over I2C and switches to the PLL output after it settles. PLL start-up time is a maximum of 1 ms.

5.2 Power Sequencing

Note the following for power-up sequencing on the CS43130:

- VP must be powered up first.
- All other supplies can come up in any order before $\overline{\text{RESET}}$ is released.

Note the following for power-down sequencing on the CS43130:

- After RESET is asserted, VA/VCP/VL/VD can be removed in any order.
- VP must be powered down last.

5.3 Crystal Tuning

The CS43130 uses an external crystal as the source for internal MCLK. Refer to [Table 3-14](#page-19-0) for the load capacitance that is supported by CS43130. [Table 5-1](#page-55-1) lists supported crystals that meet the requirements for CS43130 and also shows also shows the XTAL IBIAS settings for different crystals.

Table 5-1. Example List of Supported Crystals

1.Contact your local Cirrus Logic representative for a list of supported manufacturers and part numbers.

The crystal setting register (0x20052) must be set appropriately based on the crystal used.

The frequency at which the crystal eventually oscillates can be calculated using the formula below:

$$
F_{\rm osc} = 1/(2^* \pi^* \text{sqrt}[Lm^*(C_m (C_0 + C_L)) / (C_m + C_0 + C_L)]) \;,
$$

where

 L_m = motional inductance of crystal

 C_m = motional capacitance of crystal

 C_0 = shunt capacitance

 C_1 = load capacitance

Trace capacitance and pad capacitance (approximately 0.5 pF) must also be taken into account while calculating the value of the load capacitors. Below are the steps to tune the crystal to the correct frequency:

1. Select load capacitor values that match the load capacitance spec in crystal manufacturer's data sheet.

- 2. Power up and verify communication with CS43130. If there is no communication, it is possible that the crystal did not start. Check power rails and load capacitance and try again.
- 3. Clear PDN_CLKOUT in the Power Down Control (0x20000) register. This sets the clock output at MCLK_INT/2 frequency from CLKOUT pin.
- 4. Measure the frequency and verify that it is within acceptable range of the desired frequency. If yes, continue normal operation. If not, power down the chip, change the load capacitor values and go back to step 2.

Note: These steps need to be performed only once per PCB.

5.4 Alert Mixing Shutdown

To prevent a DSD mute pattern from turning off the DAC while mixing DSD data with PCM data, turn off the auto mute by clearing the [DSD_AMUTE](#page-106-3) bit.

5.5 Enable/Disable Nonoversampling Filter

If the user decides to use the nonoversampling filter, the following sequences must be followed to enable/disable the nonoversampling filter.

5.5.1 Nonoversampling Filter Enable Sequence

5.5.2 Nonoversampling Filter Disable Sequence

5.6 Enable/Disable Alternate Headphone Path (HPINx)

If the user decides to use the HPINx path, the following sequences must be followed to enable/disable the alternate headphone path (HPINx).

5.6.1 HPINx Alternate Headphone Path Enable Sequence

To enable HPINx path when EXT VCPFILT = 0, the following sequences should be followed:

Example 5-1. HPINx Enable Sequence when EXT_VCPFILT = 0

To enable HPINx path when EXT_VCPFILT = 1, the following sequences should be followed:

Example 5-2. HPINx Enable Sequence when EXT_VCPFILT = 1

5.6.2 HPINx Disable Sequence

To disable HPINx path when EXT_VCPFILT = 0, the following sequences should be followed:

Example 5-3. HPINx Disable when EXT_VCPFILT = 0

To disable HPINx path when EXT_VCPFILT = 1, the following sequences should be followed:

Example 5-4. HPINx Disable when EXT_VCPFILT = 1

5.7 Headphone Power Down Sequences

Examples of power down sequences for PCM and DSD are shown in [Ex. 5-5](#page-58-1) and [Ex. 5-6](#page-59-0), respectively. Follow the stated sequence every time to shut down the headphone output. The sequence assumes that the PDN_DONE_INT interrupt bit is unmasked.

5.7.1 PCM Power Down Sequence

Example 5-5. PCM Power Down Sequence

Example 5-5. PCM Power Down Sequence *(Cont.)*

5.7.2 DSD Power Down Sequence

Example 5-6. DSD Power Down Sequence

Example 5-6. DSD Power Down Sequence *(Cont.)*

5.8 Headphone Power-Up Initialization

An example of the power-up initialization for PCM and DSD are shown in [Ex. 5-7](#page-60-0) and [Ex. 5-8,](#page-60-1) respectively. Follow the stated sequence every time to initialize the headphone output.

5.8.1 PCM Power-Up Initialization

Example 5-7. PCM Power-Up Initialization

5.8.2 DSD Power-Up Initialization

Example 5-8. DSD Power-Up Initialization

5.9 Headphone Power-Up Sequence

An example of the power-up sequence for PCM and DSD are shown in [Ex. 5-9](#page-61-0) and [Ex. 5-10](#page-62-0), respectively. Follow the stated sequence every time to power up the headphone output.

5.9.1 PCM Power-Up Sequence

Example 5-9. PCM Power-Up Sequence

5.9.2 DSD Power-Up Sequence

Example 5-10. DSD Power-Up Sequence

5.10 Example Sequences

This section provides recommended instruction sequences for standard CS43130 operations.

5.10.1 Power-up Sequence to I2S Playback

In [Ex. 5-11](#page-63-0), a 22.5792-MHz crystal is used, ASP is set to I²S master at 44.1 kHz, and full-scale output is 1.732 Vrms.

Example 5-11. Startup to I2S Playback

16 Configure ASP clock ASP Clock Configuration. 0x40018 0x1C Reserved ASP_M/SB ASP_SCPOL_OUT ASP_SCPOL_IN ASP_LCPOL_OUT ASP_LCPOL_IN 000 1 1 1 \ddot{o} 0 Set ASP port to be master Configure clock polarity for I2S input 17 Configure ASP frame ASP Frame Configuration. 0x40019 0x0A Reserved ASP_STP ASP_5050 ASP^TFSD 000 0 1 010 Configure ASP port to accept I2S input 18 Set ASP channel location ASP Channel 1 Location. 0x50000 0x00 ASP_RX_CH1 0x00 ASP Channel 1 starts on SCLK0 ASP Channel 2 Location. 0x50001 0x00 ASP_RX_CH2 0x00 ASP Channel 2 starts on SCLK0 19 Set ASP channel size and ASP Channel 1 Size and Enable. 0x5000A $\qquad 0 \times 07$ enable Reserved ASP_RX_CH1_AP ASP_RX_CH1_EN ASP_RX_CH1_RES 0000 0 1 11 ASP Channel 1 Active Phase ASP Channel 1 Enable ASP Channel 1 Size is 32 bits ASP Channel 2 Size and Enable. 0x5000B 0x0F Reserved ASP_RX_CH2_AP ASP_RX_CH2_EN ASP_RX_CH2_RES 0000 1 1 11 ASP Channel 2 Active Phase ASP Channel 2 Enable ASP Channel 2 Size is 32 bits 20 Configure PCM interface. HPF filter is used. Deemphasis off. 21 Configure PCM filter PCM Filter Option. 0x90000 0x02 FILTER_SLOW_FASTB PHCOMP_LOWLATB NOS Reserved HIGH_PASS DEEMP_ON 0 0 0 0 00 1 0 High pass filter is selected 22 Set volume for channel B PCM Volume B. 0x90001 0x00 PCM_VOLUME_B 0x00 Set volume to 0 dB 23 Set volume for channel A PCM Volume A. 0x90002 0x00 PCM_VOLUME_A 0x00 Set volume to 0 dB 24 Configure PCM path signal PCM Path Signal Control 1. 0x90003 0xEC control PCM_RAMP_DOWN PCM_VOL_BEQA PCM_SZC PCM⁻AMUTE PCM_AMUTEBEQA PCM_MUTE_A PCM_MUTE_B 1 1 10 1 1 0 $\overline{0}$ Soft ramp down of volume on filter change Volume setting on both channels controlled by PCM_ VOLUME_A Enable soft ramp Mute after reception of 8192 samples of 0 or –1. Mute only when AMUTE condition is detected on both channels Function is disabled Function is disabled PCM Path Signal Control 2. 0x90004 0x00 Reserved PCM_INV_A PCM_INV_B PCM_SWAP_CHAN PCM_COPY_CHAN 0000 Ω $\overline{0}$ 0 0 Disable all functions in this register 25 Configure HP 26 Configure Class H amplifier Class H Control. 0xB0000 0x1E Reserved ADPT_PWR HV_EN EXT_VCPFILT 000 1 11 1 $\overline{0}$ Output signal determines voltage level High voltage mode enabled Using internal VCPFILT source. 27 Set HP output to full scale HP Output Control 1. 0x80000 0x30 HP_CLAMPA HP_CLAMPB OUT FS HP_IN_EN Reserved 0 0 11 0 000 Set headphone output to full scale (1.732 V rms) STEP TASK REGISTER/BIT FIELDS VALUE DESCRIPTION

Example 5-11. Startup to I2S Playback *(Cont.)*

Example 5-11. Startup to I2S Playback *(Cont.)*

5.10.2 Power-Up Sequence to DSD Playback

In [Ex. 5-12](#page-65-0), a 22.5792-MHz crystal is used, the PLL is used to create a 24.576-MHz MCLK, XSP is set as DSD slave at 2.8224 MHz, and full-scale output is 1.732 Vrms.

Example 5-12. Startup to DSD Playback *(Cont.)*

23 Configure DSD Interface DSD Interface Configuration. 0x70003 0x00 Reserved DSD_M/SB DSD^{-PM} EN DSD_PM_SEL 0000 0 0 $\overline{0}$ 0 DSD is clock slave Function is disabled Function is disabled 24 Configure DSD path Signal Control 2 DSD Processor Path Signal Control 2. 0x70004 0x13 Reserved DSD_PRC_SRC DSD_EN Reserved DSD_SPEED STA^TDSD_DET INV_DSD_DET Ω 00 1 0 0 1 1 Set source of DSD processor to DSDIF Enable DSD playback Set DSD clock speed to 64•FS Static DSD detection enabled Invalid DSD detection enabled 25 Configure HP 26 Configure Class H Amplifier Class H Control. 0xB0000 0x1E Reserved ADPT_PWR HV_EN EXT_VCPFILT 000 111 1 0 Output Signal determines voltage level High Voltage Mode Enabled Using Internal VCPFILT source. 27 Set HP output to full scale HP Output Control 1. 0x80000 0x30 HP_CLAMPA HP_CLAMPB OUT_FS HP_IN_EN Reserved Ω 0 11 0 000 Set headphone output to Full Scale (1.732 V rms) 28 Configure Headphone Detect HP Detect. 0xD0000 0x04 HPDETECT_CTRL HPDETECT_INV HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME Reserved 00 0 $0⁰$ 10 0 HP Detect disabled HP detect input is not inverted Tip Sense rising debounce time set to 0ms Tip sense falling debounce time set to 500ms 29 Headphone Detect HP Detect. 0xD0000 0xC4 HPDETECT_CTRL HPDETECT_INV HPDETECT_RISE_DBC_TIME HPDETECT_FALL_DBC_TIME Reserved 11 0 0 0 10 0 HP Detect enabled HP detect input is not inverted Tip Sense rising debounce time set to 0ms Tip sense falling debounce time set to 500ms 30 Enable Interrupts 31 Read Interrupt Status 1 register (0xF0000) and Interrupt Status 5 register (0xF0004) to clear sticky bits 32 Enable Headphone Detect Interrupts Interrupt Mask 1. 0xF0010 0x81 DAC_OVFL_INT_MASK HPDETECT_PLUG_INT_MASK HPDETECT_UNPLUG_INT_MASK XTAL_READY_INT_MASK XTAL_ERROR_INT_MASK PLL_READY_INT_MASK PLL_ERROR_INT_MASK PDN_DONE_INT_MASK 1 0 0 $\check{0}$ Ω 0 0 1 Unmask HPDETECT_PLUG interrupt and HPDETECT_UNPLUG interrupt 33 Enable DSD Interrupts Interrupt Mask 5. 0xF0014 0x03 DSD_STUCK_INT_MASK DSD_INVAL_A_INT_MASK DSD_INVAL_B_INT_MASK
DSD_SILENCE_A_INT_MASK
DSD_SILENCE_B_INT_MASK DSD_RATE_ERROR_INT_MASK DOP_MRK_DET_INT_MASK DOP^TON_INT_MASK $\overline{0}$ 0 0 0 Ω 0 1 1 Enable DSD_STUCK interrupt Enable DSD_INVAL_A interrupt Enable DSD_INVAL_B interrupt Enable DSD_SILENCE_A interrupt Enable DSD^{-SILENCE^{-B} interrupt} Enable DSD_RATE_ERROR interrupt Disable DOP_MRK_DET interrupt Disable DOP_ON interrupt 34 Wait for interrupt. Check if PLL_READY_INT = 1 in Interrupt Status 1 register(0xF0000) 35 Switch MCLK source to PLL System Clocking Control 1. 0x10006 0x01 Reserved MCLK_INT MCLK_SRC_SEL 0000 0 0 $0₁$ MCLK Source set to PLL. MCLK_INT frequency set to 24.576 MHz 36 Wait at least 150 µs 37 Power up HP Refer to [Ex. 5-10](#page-62-0) for DSD power-up sequence. Skip Step 1 of [Ex. 5-10](#page-62-0) (completed in Step 8 above). STEP TASK REGISTER/BIT FIELDS VALUE THE DESCRIPTION

Example 5-12. Startup to DSD Playback *(Cont.)*

5.10.3 Power-Up Sequence to DoP Playback with PLL

In [Ex. 5-13,](#page-68-0) an external 19.2-MHz MCLK is used with a PLL to generate an internal MCLK or 22.5792 MHz, and the ASP is in clock master receiving DoP data with LRCLK at 176.4 kHz and SCLK at 8.4672 MHz.

Example 5-13. DoP Playback with PLL

Example 5-13. DoP Playback with PLL *(Cont.)*

Example 5-13. DoP Playback with PLL *(Cont.)*

Example 5-13. DoP Playback with PLL *(Cont.)*

5.10.4 Analog-In Startup

[Ex. 5-14](#page-71-0) shows an example sequence of starting up the CS43130 in analog passthrough mode.

Example 5-14. Start Up to Analog-In

5.10.5 Switching from Analog-In to PCM Playback

[Ex. 5-15](#page-71-1) assumes that:

- The CS43130 is powered up, out of reset, and is currently operating in analog passthrough mode as in [Ex. 5-14](#page-71-0).
- The ASP and PCM interfaces are not yet configured.
- CS43130 XTI/XTO is connected to a 22.5792-MHz crystal.
- ASP interface is slave.

Example 5-15. Switching from Analog-In to PCM Playback

Example 5-15. Switching from Analog-In to PCM Playback *(Cont.)*

Example 5-15. Switching from Analog-In to PCM Playback *(Cont.)*

5.10.6 Switching from PCM to Analog-In Playback

[Ex. 5-16](#page-74-0) makes the following assumptions:

- The CS43130 is powered up, out of reset, and currently operating in PCM playback mode.
- A headphone is connected to the headphone jack.
- Headphone detect is enabled and HPDETECT_PLUG_INT = 1.
- XTAL is used as MCLK source.

Example 5-16. Switching from PCM to Analog-In Playback

5.10.7 Switching MCLK Frequency

[Ex. 5-17](#page-75-0) shows steps necessary to switch the MCLK frequency in order to play audio at a different sample rate that is no longer an integer divide of current MCLK. It makes the following assumptions:

- The CS43130 is already powered up and out of reset.
- MCLK is sourced directly from external clock input (Direct MCLK). MCLK INT is 22.5792 MHz, and the sample rate is an integer divide of MCLK.
- ASP is used for audio delivery and PDN $HP = 0$.

Example 5-17. Sequence for Switching MCLK Frequency

5.10.8 Headphone Detection

[Ex. 5-18](#page-75-1) shows steps necessary to detect the presence of a headphone. It makes the following assumptions:

- The CS43130 is already powered up and out of reset.
- The HP Detect register is not configured.

Example 5-18. Sequence for Headphone Detection

Example 5-18. Sequence for Headphone Detection *(Cont.)*

5.10.9 DoP and PCM Mixing

[Ex. 5-19](#page-76-0) shows steps necessary to mix DoP and PCM. The XSP is in clock master receiving DoP data with LRCLK at 176.4 kHz and SCLK at 8.4672 MHz. The ASP is clock master receiving PCM data with LRCLK at 44.1 kHz and SCLK at 2.8224 MHz.

Example 5-19. DoP and PCM Mixing

5.11 Headphone Load Measurement

The CS43130 can be configured to measure the impedance of headphone load. Please refer to [Section 4.5.2](#page-34-0) for a description of headphone load detection. [Fig. 5-1](#page-81-0) and the following subsections describe the steps needed to measure DC and AC impedance of the headphone.

Figure 5-1. AC and DC Impedance Measurement Flowchart

5.11.1 Enabling the Impedance Measurement Subsystem

[Fig. 5-2](#page-82-0) shows and [Ex. 5-20](#page-82-1) describes the steps necessary for enabling the impedance measurement subsystem.

Figure 5-2. Enabling the Impedance Measurement Subsystem Flowchart

Example 5-20. Sequence for Enabling the Impedance Measurement Subsystem

Example 5-20. Sequence for Enabling the Impedance Measurement Subsystem *(Cont.)*

5.11.2 Measuring DC Impedance

[Fig. 5-3](#page-84-0) shows and [Ex. 5-21](#page-84-1) describes the steps necessary for measuring DC impedance with the following assumptions:

- The CS43130 is already powered up and out of reset.
- MCLK INT is 22.5792 or 24.576 MHz sourced from MCLK/XTAL or PLL (MCLK_SRC_SEL = 00 or 01).
- HP IN $EN = 0$ and HPLOAD $EN = 0$.
- A headphone is already plugged in and HPDETECT PLUG INT = 1.

Figure 5-3. DC Impedance Measurement Flowchart

2 Select Channel A 0x10010 0x99 0x10026 0x0A 0x10027 0x93 0x10028 0x0A 0x10010 0x00 HP Load 1. 0xE0000 0x80 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START 1 00 0 00 0 0 HPOUTA selected 3 Enable DC impedance measurement HP Load 1.0xE0000 0x81 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START 1 00 Ω 00 $\begin{smallmatrix}0\\1\end{smallmatrix}$ Start DC impedance measurement 4 Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. If
HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if H 5 DC impedance values are available in HP DC Load Status 0 (0xE000D) and HP DC Load Status 1 (0xE000E) registers. 6 Disable DC impedance measurement HP Load 1. 0xE0000 0x80 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START 1 00 0 00 $\begin{matrix}0\\0\end{matrix}$ Stop DC impedance measurement France B 0x10010 0x99 0x99 0x10026 0x8A 0x10027 0x15 0x10028 0x06 0x10010 0x00 HP Load 1. 0xE0000 0x90 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START 1 00 1 00 0 0 HPOUTB selected 8 Enable DC impedance measurement HP Load 1.0xE0000 0x91 HPLOAD_EN Reserved HPLOAD_CHN_SEL Reserved HPLOAD_AC_START HPLOAD_DC_START 1 00 1 00 0 1 HPOUTB selected Start DC impedance measurement 9 Wait for interrupt. Read Interrupt Status 4 register (0xF0003). If HPLOAD_UNPLUG_INT = 1, go to the last step as an error has occurred. If HPLOAD_OOR_INT = 1, go to the last step as an error has occurred. Otherwise, if HPLOAD_DC_DONE_INT = 1, go to the next step. 10 DC impedance values are available in HP DC Load Status 0 (0xE000D) and HP DC Load Status 1 (0xE000E) registers. 11 To measure AC impedance, go to Step [3](#page-86-0) of [Ex. 5-22.](#page-86-1) **Example 5-21. Sequence for DC Impedance Measurement** *(Cont.)* **STEP TASK TASK REGISTER/BIT FIELDS** VALUE DESCRIPTION

12 Disable impedance measurement subsystem. Refer to [Ex. 5-23](#page-88-0).

5.11.3 Measuring AC Impedance at 1 kHz

[Fig. 5-4](#page-86-2) shows and [Ex. 5-22](#page-86-1) describes the steps necessary to measure AC impedance at 1 kHz with the following assumptions:

• Continuing from Step [11](#page-85-0) of [Ex. 5-21](#page-84-1) since DC impedance measurement is required to be run before AC impedance measurement.

Figure 5-4. AC Impedance Measurement Flowchart

Example 5-22. AC Impedance Measurement at 1 kHz

Example 5-22. AC Impedance Measurement at 1 kHz *(Cont.)*

5.11.4 Disabling the Impedance Measurement Subsystem

[Fig. 5-5](#page-88-1) shows and [Ex. 5-23](#page-88-0) describes the steps necessary for enabling the impedance measurement subsystem.

Example 5-23. Sequence for Disabling the Impedance Measurement Subsystem

Example 5-23. Sequence for Disabling the Impedance Measurement Subsystem *(Cont.)*

6 Register Quick Reference

Notes: Default values are shown below the bit field names. The default values in all reserved bits must be preserved.

Table 6-1. Register Quick Reference

Table 6-1. Register Quick Reference *(Cont.)*

Table 6-1. Register Quick Reference *(Cont.)*

Table 6-1. Register Quick Reference *(Cont.)*

7 Register Descriptions

All registers are read/write, except for the device's ID, revision, and status registers, which are read only. The following tables describe bit assignments. The default state of each bit after a power-up sequence or reset is listed in each bit description. All reserved bits must maintain their default state.

7.1 Global Registers

7.1.1 Device ID A and B Address 0x10000 R/O 7 6 5 4 | 3 2 1 0 DEVIDA DEVIDA DEVIDE Default 0 1 0 0 0 0 1 1 **Bits** Name **Name Description** 7:4 DEVIDA Part number first digit: 4 3:0 DEVIDB Part number second digit: 3 **7.1.2 Device ID C and D Address 0x10001** R/O 7 6 5 4 3 2 1 0 DEVIDC DEVIDO Default 0 0 0 1 0 0 1 1 **Bits** Name **Description** 7:4 DEVIDC Part number third digit: 1 3:0 DEVIDD Part number fourth digit: 3 **7.1.3 Device ID E Address 0x10002** R/O 7 6 5 4 3 2 1 0 **DEVIDE** Default 0 0 0 0 0 0 0 0 **Bits** Name **Name Description** 7:4 DEVIDE Part number fifth digit: 0 3:0 — Reserved **7.1.4 Revision ID Address 0x10004** R/O 7 6 5 4 3 2 1 0 AREVID MTLREVID Default x x x x x x x x x **Bits** Name Description 7:4 AREVID Alpha revision. AREVID and MTLREVID form the complete device revision ID (e.g., A0, B2). 3:0 MTLREVID Metal revision. AREVID and MTLREVID form the complete device revision ID (e.g., A0, B2). **7.1.5 Subrevision ID Address 0x10005** R/O 7 6 5 4 3 2 1 0 SUBREVID Default x x x x x x x x x **Bits** Name Name Name Name Nessential Description 7:0 | SUBREVID Subrevision level.

7.1.6 System Clocking Control Address 0x10006 Address 0x10006

7.1.7 Serial Port Sample Rate **Address 0x1000B**

7.1.8 Serial Port Sample Bit Size **Address 0x1000C** Address 0x1000C

7.1.9 Pad Interface Configuration **Address 0x1000D Address 0x1000D**

R/W| 7 6 5 4 3 2 1 0 — XSP_3ST ASP_3ST Default 0 0 0 0 0 0 1 1 **Bits Name Description** 7:2 — Reserved

7.1.10 Power Down Control Address 0x20000 Address 0x20000

7.1.11 Crystal Setting Address 0x20052 Address 0x20052

7.2 PLL Registers

7:0 | PLL_DIV_INT | PLL integer portion of divide ratio. Integer portion of PLL feedback divider. 0100 0000 (Default)

7.2.6 PLL Setting 6 Address 0x30008 Address 0x30008 R/W| 7 6 5 4 3 2 1 0 PLL_OUT_DIV Default 0 0 0 1 0 0 0 0 **Bits** Name **Name Description** 7:0 PLL_OUT DIV Final PLL clock output divide value. 0001 0000 (Default) **7.2.7 PLL Setting 7 Address 0x3000A** R/W| 7 6 5 4 3 2 1 0 PLL_CAL_RATIO Default 1 0 0 0 0 0 0 0 **Bits** Name Name **Description** $7:0$ PLL CAL **RATIO** PLL calibration ratio. See [Section 4.7.2](#page-39-1) for configuration details. Target value for PLL VCO calibration. 1000 0000 (Default) **7.2.8 PLL Setting 8 Address 0x3001B Address 0x3001B** R/W| 7 6 5 4 3 2 1 0 PLL_MODE Default 0 0 0 1 0 0 1 1 **Bits** Name **Description** 7:2 — Reserved 1 | PLL_MODE 500/512 factor used in PLL frequency calculation equation, [Eq. 4-1.](#page-39-0) 0 No bypass 1 (Default) Bypass 0 — Reserved **7.2.9 PLL Setting 9 Address 0x40002 Address 0x40002** R/W| 7 6 5 4 3 2 1 0 PLL_REF_PREDIV Default 0 0 0 0 0 0 1 0 **Bits Name Description** 7:2 — Reserved 1:0 PLL_REF_ PREDIV⁻ PLL reference divide select. 00 Divide by 1 01 Divide by 2 10 (Default) Divide by 4 11 Divide by 8

7.3 ASP and XSP Registers

7.3.1 CLKOUT Control Address 0x40004

7.3.2 ASP Numerator 1 Address 0x40010 Address 0x40010

7.3.3 ASP Numerator 2 Address 0x40011

7.3.4 ASP Denominator 1 Address 0x40012 Address 0x40012

7.3.5 ASP Denominator 2 Address 0x40013

7.3.6 ASP LRCK High Time 1 Address 0x40014 Address 0x40014

7.3.7 ASP LRCK High Time 2 **Address 0x40015**

7.3.8 ASP LRCK Period 1 Address 0x40016

7.3.9 ASP LRCK Period 2 Address 0x40017

7.3.10 ASP Clock Configuration Address 0x40018 Address 0x40018

7.3.11 ASP Frame Configuration Address 0x40019 Address 0x40019

7.3.12 XSP Numerator 1 Address 0x40020 Address 0x40020

7.3.13 XSP Numerator 2 Address 0x40021 Address 0x40021

7.3.14 XSP Denominator 1 Address 0x40022 Address 0x40022

7.3.15 XSP Denominator 2 Address 0x40023 Address 0x40023

7.3.16 XSP LRCK High Time 1 Address 0x40024 Address 0x40024

7.3.17 XSP LRCK High Time 2 Address 0x40025 Address 0x40025

7.3.18 XSP LRCK Period 1 Address 0x40026 Address 0x40026

7.3.19 XSP LRCK Period 2 Address 0x40027 Address 0x40027

7.3.20 XSP Clock Configuration Address 0x40028 Address 0x40028

7.3.21 XSP Frame Configuration Address 0x40029 Address 0x40029

11 32 bits per sample

7.4 DSD Registers

7.4.2 DSD Volume A Address 0x70001

7.4.3 DSD Processor Path Signal Control 1 Address 0x70002 Address 0x70002

7.4.4 DSD Interface Configuration Address 0x70003 Address 0x70003

7.4.5 DSD Processor Path Signal Control 2 Address 0x70004 Address 0x70004

7.4.6 DSD and PCM Mixing Control **Address 0x70005** Address 0x70005

R/W 7 6 5 4 3 2 1 0

7.4.7 DSD Processor Path Signal Control 3 Address 0x70006 Address 0x70006

7.5 Headphone and PCM Registers

7.5.1 HP Output Control 1 Address 0x80000 Address 0x80000

7.5.2 PCM Filter Option *Address 0x90000* *****Address 0x90000*

7.5.3 PCM Volume B Address 0x90001

7.5.4 PCM Volume A Address 0x90002

7.5.5 PCM Path Signal Control 1 Address 0x90003 Address 0x90003

7.5.6 PCM Path Signal Control 2 Address 0x90004 Address 0x90004

7.5.7 Class H Control Address 0xB0000

7.5.9 HP Status Address 0xD0001

R/O 7 6 5 4 | 3 2 1 0 — HPDETECT_ PLUG_DBC HPDETECT_ U NPDETECT_
UNPLUG_DNC Default 0 0 0 0 0 0 0 0

7.5.10 HP Load 1 Address 0xE0000

7.5.11 HP Load Measurement 1 Address 0xE0003 Address 0xE0003

7.5.12 HP Load Measurement 2 Address 0xE0004 Address 0xE0004

FREQ_LSB Default: 0000 0000

7.5.13 HP DC Load Status 0 Address 0xE000D Address 0xE000D

R/O 7 6 5 4 | 3 2 1 0 RL_DC_STAT_0 Default 0 0 0 0 0 0 0 0 **Bits** Name Name **Description** 7:0 RL_DC_ STAT_0 Byte 0 of HP DC load measured in Ω .RL_DC_STAT_1[7:0] and RL_DC_STAT_0[7:3] represent integer portion of impedance value. RL_DC_STAT_0[2:0] represent fractional portion, with fractional weighting as follows: [2]: 0.5 $^{\prime}$ 11: 0.25 [0]: 0.125 Default: 0000000

7.5.14 HP DC Load Status 1 Address 0xE000E

3 HPLOAD_AC_ HP load AC measurement is done status.

0 Condition is not present 1 Condition is present

0 Condition is not present 1 Condition is present

0 Condition is not present 1 Condition is present

0 Condition is not present 1 Condition is present

HP AC load measurement is "in process" status.

HP DC load measurement is "in process" status.

HP load DC measurement is done status.

DONE

2 HPLOAD_AC_ BUSY

1 HPLOAD_ DC_DONE

0 HPLOAD_ DC_BUSY

7.6 Interrupt Status and Mask Registers

7.6.1 Interrupt Status 1 **Address 0xF0000**

7.6.2 Interrupt Status 2 **Address 0xF0001 Address 0xF0001**

7.6.3 Interrupt Status 3 Address 0xF0002

7.6.4 Interrupt Status 4 Address 0xF0003 Address 0xF0003

2:0 — Reserved

7.6.5 Interrupt Status 5 Address 0xF0004 Address 0xF0004

7.6.6 Interrupt Mask 1 Address 0xF0010 Address 0xF0010

7.6.7 Interrupt Mask 2 **Address 0xF0011**

7.6.8 Interrupt Mask 3 **Address 0xF0012 Address 0xF0012**

7.6.9 Interrupt Mask 4 **Address 0xF0013**

7.6.10 Interrupt Mask 5 Address 0xF0014 Address 0xF0014

8 PCB Layout Considerations

The following sections provide general guidelines for PCB layout to ensure the best performance of the CS43130.

8.1 Power Supply

As with any high-resolution converter, the CS43130 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. [Fig. 2-1](#page-9-0) shows the recommended power arrangements with VA and VCP connected to independent clean supplies. VL and VD, which power the digital circuitry, may be run from the shared system logic supply.

8.2 Grounding

Note the following:

- Extensive use of power and ground planes, ground-plane fill in unused areas, and surface-mount decoupling capacitors are recommended.
- Decoupling capacitors must be as close as possible to the CS43130 pins.
- To minimize inductance effects, the low-value ceramic capacitor must be closest to the pin and mounted on the same side of the board as the CS43130.
- To avoid unwanted coupling into the modulators, all signals, especially clocks, must be isolated from the FILT+ and FILT- pins.
- The FILT+ capacitors must be positioned to minimize the electrical path from the pin to VA.
- The FILT– capacitors must be positioned to minimize the electrical path from the pin to –VA.
- The VCP_FILT+ and VCP_FILT– capacitors must be positioned to minimize the electrical path from each respective pin to GNDCP.

8.3 HPREFA and HPREFB Routing

For best interchannel isolation performance, HPREFA and HPREFB must be routed independently to the headphone connector reference pin. The HPREFA and HPREFB are electrically connected to system's ground plane through via at the headphone connector ground pin. [Fig. 2-1](#page-9-0) illustrates the recommended arrangements.

For interfacing the HPREFA and HPREFB pins with an IC that performs alternate pinout headset detect functions, both signals must be routed independently to the CS43130's ground pin connecting the detected headset ground pole. Follow the recommended grounding scheme of the CS43130.

8.4 QFN Thermal Pad

The CS43130 comes in a compact QFN package, the underside of which reveals a large metal pad that serves as a thermal relief to provide maximum heat dissipation. This pad must mate with an matching copper pad on the PCB and must be electrically connected to ground. A series of vias must be used to connect this copper pad to one or more larger ground planes on other PCB layers. For best performance in split-ground systems, connect this thermal pad to GNDA.

9 Performance Plots

9.1 Digital Filter Response

9.1.1 Combined Filter Response—Single Speed (Fs = 32 kHz, Slow Roll-Off)

Figure 9-5. Step Response—Linear Phase Figure 9-6. Step Response—Minimum Phase

9.1.2 Combined Filter Response—Single Speed (Fs = 32 kHz, Fast Roll-Off)

9.1.3 Combined Filter Response—Single Speed (Fs = 44.1 and 48 kHz, Slow Roll-Off)

9.1.4 Combined Filter Response—Single Speed (Fs = 44.1 and 48 kHz, Fast Roll-Off)

9.1.5 Combined Filter Response—Double Speed (Slow Roll-Off)

9.1.6 Combined Filter Response—Double Speed (Fast Roll-Off)

9.1.7 Combined Filter Response—Quad Speed (Slow Roll-Off)

9.1.8 Combined Filter Response—Quad Speed (Fast Roll-Off)

9.1.9 Combined Filter Response—Octuple Speed

9.1.10 Combined Filter Response—Single Speed (NOS = 1)

Note: 44.1 kHz and 48 kHz only.

9.1.11 Combined Filter Response—Double Speed (NOS = 1)

9.1.12 Combined Filter Response—Quad Speed (NOS = 1)

Figure 9-69. High-pass Filter for PCM and DSD Paths Figure 9-70. Deemphasis

10 Package Dimensions

10.1 40-Pin QFN Package Dimensions

Figure 10-1. 40-Pin QFN Package Drawing

Table 10-1. 40-Pin QFN Package Dimensions

Notes:

- Dimensioning and tolerances per ASME Y 14.5M–1995.
- X/Y Dimensions are estimates.
- The Ball 1 location indicator shown above is for illustration purposes only and may not be to scale.
- Dimensioning and tolerances per ASME Y 14.5M–1994.
- Dimension "b" applies to the solder sphere diameter and is measured at the midpoint between the package body and the seating plane.

10.2 42-Ball WLCSP Package Dimensions

Notes:

- Controlling dimensions are in millimeters.
- Dimensioning and tolerances per ASME Y 14.5M-1994.
- The Ball A1 position indicator is for illustration purposes only and may not be to scale.
- Dimension "b" applies to the solder sphere diameter and is measured at the midpoint between the package body and the seating plane datum Z.
- Dimension A3 describes the thickness of the backside film.

Figure 10-2. 42-Ball WLCSP Package Drawing

Notes: X/Y dimensions are estimates.

• Unless otherwise specified, tolerances are: Linear ±0.05 mm, Angular ±1 deg

11 Thermal Characteristics

Notes:

• Natural convection at the maximum recommended operating temperature T_A (see [Table 3-2](#page-10-0))

• Four-layer, 2s2p PCB as specified by JESD51-9 and JESD51-11; dimensions: 101.5 x 114.5 x 1.6 mm

• Thermal parameters as defined by JESD51-12

12 Ordering Information

Table 12-1. Ordering Information

13 References

• NXP Semiconductors, *The I2C-Bus Specification and User Manual (UM10204)*. http://www.nxp.com/

14 Revision History

Table 14-1. Revision History

Important: Please check with your Cirrus Logic sales representative to confirm that you are using the latest revision of this document and to determine whether there are errata associated with this device.

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find one nearest you, go to [www.cirrus.com.](http://www.cirrus.com)

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to
warranty, indemnification, and limitation of liability. Softwa from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems
necessary. Specific testing of all parameters of each dev customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Cirrus Logic products. Use of Cirrus Logic products may entail a choice between many different modes of operation, some or all of which may require action by the user, and some or all of which may be optional. Nothing in these
materials should be interpreted as instructions or suggestions to c as a suggestion that other modes should not be used or that they would not be suitable for operation. Features and operations described herein are for illustrative purposes only.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY
SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND

This document is the property of Cirrus Logic and by furnishing this information, Cirrus Logic grants no license, express or implied, under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Any provision or publication of any third party's products or services does not
constitute Cirrus Logic's approval, license, warranty or only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without
alteration and is accompanied by all associated copyright, p is provided "ĀS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No
responsibility is assumed by Cirrus Logic for the use of inform

DSD and Direct Stream Digital are registered trademarks of Sony Kabushiki TA Sony Corporation.

Copyright © 2015–2016 Cirrus Logic, Inc. All rights reserved.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Cirrus Logic](http://www.mouser.com/Cirrus-Logic): [CS43130-CWZR](http://www.mouser.com/access/?pn=CS43130-CWZR) [CS43130-CNZR](http://www.mouser.com/access/?pn=CS43130-CNZR) [CS43130-CNZ](http://www.mouser.com/access/?pn=CS43130-CNZ)