

512Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC

KEY FEATURES

- High-speed access time: 45ns, 55ns
- CMOS low power operation
 - Operating Current: 35mA (max.)
 - CMOS standby Current: 5.5 μ A (typ.)
- TTL compatible interface levels
- Single power supply
 - 1.65V-2.2V VDD (IS62/65WV51216EFALL)
 - 2.2V-3.6V VDD (IS62/65WV51216EFBLL)
- Optional ERR1/ERR2 pin:
 - ERR1: indicates 1-bit error detection and correction.
 - ERR2: indicates 2-bit error detection
- Three state outputs
- Commercial, Industrial and Automotive temperature support
- Lead-free available

DESCRIPTION


The ISSI IS62/65WV51216EFALL/BLL are high-speed, low power, 8M bit static RAMs organized as 512K words by 16 bits. It is fabricated using ISSI's high-performance CMOS technology and implemented ECC function to improve reliability.

This highly reliable process coupled with innovative circuit design techniques including ECC (SEC-DEC: Single Error Correcting-Double Error Detecting), yields high-performance and low power consumption devices. When CS1# is HIGH (deselected) or when CS2 is LOW (deselected), or when CS1# is LOW, CS2 is HIGH and both LB# and UB# are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE#) controls both writing and reading of the memory. A data byte allows Upper Byte (UB#) and Lower Byte (LB#) access.

The IS62/65WV51216EFALL/BLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm), and 44-pin TSOP (TYPE II)

FUNCTIONAL BLOCK DIAGRAM




Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


- the risk of injury or damage has been minimized;
- the user assume all such risks; and
- potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

PIN CONFIGURATIONS

48-Pin mini BGA(6mm x 8mm), 2CS, No ERR



48-Pin mini BGA (6mm x 8mm),2CS, ERR1, ERR2




PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CS1#, CS2	Chip Enable Input
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (I/O0-I/O7)
UB#	Upper-byte Control (I/O8-I/O15)
ERR1	Single ERR Correction Signal
ERR2	Double ERR Detection Signal
NC	No Connection
VDD	Power
VSS	Ground

48-Pin mini BGA (6mm x 8mm), 1CS, ERR

1 2 3 4 5 6



44-Pin TSOP-II , 1CS, No ERR

A4	1	44	A5
A3	2	43	A6
A2	3	42	A7
A1	4	41	OE#
A0	5	40	UB#
CS#	6	39	LB#
I/O0	7	38	I/O15
I/O1	8	37	I/O14
I/O2	9	36	I/O13
I/O3	10	35	I/O12
VDD	11	34	VSS
VSS	12	33	VDD
I/O4	13	32	I/O11
I/O5	14	31	I/O10
I/O6	15	30	I/O9
I/O7	16	29	I/O8
WE#	17	28	A18
A16	18	27	A8
A15	19	26	A9
A14	20	25	A10
A13	21	24	A11
A12	22	23	A17

FUNCTION DESCRIPTION

SRAM is one of random access memories. Each byte or word has an address and can be accessed randomly. SRAM has three different modes supported. Each function is described below with Truth Table.

STANDBY MODE

Device enters standby mode when deselected (CS1# HIGH or CS2 LOW or both UB# and LB# are HIGH). The input and output pins (I/O0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1 or ISB2. CMOS input in this mode will maximize saving power.

WRITE MODE

Write operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input LOW. The input and output pins (I/O0-15) are in data input mode. Output buffers are closed during this time even if OE# is LOW. UB# and LB# enables a byte write feature. By enabling LB# LOW, data from I/O pins (I/O0 through I/O7) are written into the location specified on the address pins. And with UB# being LOW, data from I/O pins (I/O8 through I/O15) are written into the location.

READ MODE

Read operation issues with Chip selected (CS1# LOW and CS2 HIGH) and Write Enable (WE#) input HIGH. When OE# is LOW, output buffer turns on to make data output. Any input to I/O pins during READ mode is not permitted. UB# and LB# enables a byte read feature. By enabling LB# LOW, data from memory appears on I/O0-7. And with UB# being LOW, data from memory appears on I/O8-15.

In the READ mode, output buffers can be turned off by pulling OE# HIGH. In this mode, internal device operates as READ but I/Os are in a high impedance state. Since device is in READ mode, active current is used.

ERROR DETECTION AND ERROR CORRECTION

- Independent ECC per each byte
 - detect and correct one bit error per byte or detect 2-bit error per byte
- Optional ERR1 output signal indicates 1-bit error detection and correction
- Optional ERR2 output signal indicates 2-bit error detection.
- Controller can use either ERR1 or ERR2 to monitor ECC event. Unused pins (ERR1 or ERR2) can be left floating.
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)

ERR1, ERR2 OUTPUT SIGNAL BEHAVIOR

ERR1	ERR2	DQ pin	Status	Remark
0	0	Valid Q	No Error	
1	0	Valid Q	1-Bit Error only	1-bit error per byte detected and corrected
0	1	In-Valid Q	2-Bit Error only	No 1-bit error. 2-bit error per byte detected
1	1	In-Valid Q	1-Bit & 2-Bit Error	1-bit error detected and corrected, but 2-bit error detected at another byte.
High-Z	High-Z	Valid D	Non-Read	Write operation or Output Disabled

TRUTH TABLE

Mode	CS1#	CS2	WE#	OE#	LB#	UB#	I/O0-I/O7	I/O8-I/O15	VDD Current
Not Selected	H	X	X	X	X	X	High-Z	High-Z	ISB2
	X	L	X	X	X	X	High-Z	High-Z	
	X	X	X	X	H	H	High-Z	High-Z	
Output Disabled	L	H	H	H	L	X	High-Z	High-Z	ICC,ICC1
	L	H	H	H	X	L	High-Z	High-Z	
Read	L	H	H	L	L	H	DOUT	High-Z	ICC,ICC1
	L	H	H	L	H	L	High-Z	DOUT	
	L	H	H	L	L	L	DOUT	DOUT	
Write	L	H	L	X	L	H	DIN	High-Z	ICC,ICC1
	L	H	L	X	H	L	High-Z	DIN	
	L	H	L	X	L	L	DIN	DIN	

ABSOLUTE MAXIMUM RATINGS AND OPERATING RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to 3.9 ($V_{DD} + 0.3V$)	V
V_{DD}	V_{DD} Related to GND	-0.3 to 3.9 ($V_{DD} + 0.3V$)	V
tStg	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current (LOW)	20	mA

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE⁽¹⁾

Range	Ambient Temperature	PART NUMBER	SPEED (MAX)	VDD(MIN)	VDD(TYP)	VDD(MAX)
Commercial	0°C to +70°C	~ALL	55 ns	1.65V	1.8V	2.2V
Industrial	-40°C to +85°C		55 ns	1.65V	1.8V	2.2V
Automotive	-40°C to +125°C		55 ns	1.65V	1.8V	2.2V
Commercial	0°C to +70°C	~BLL	45ns	2.2V	3.0V	3.6V
Industrial	-40°C to +85°C		45ns	2.2V	3.0V	3.6V
Automotive	-40°C to +125°C		55ns	2.2V	3.0V	3.6V

Note:

1. Full device AC operation assumes a 100 µs ramp time from 0 to Vcc(min) and 200 µs wait time after Vcc stabilization.

PIN CAPACITANCE⁽¹⁾

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	C_{IN}	$T_A = 25^\circ C, f = 1 \text{ MHz}, V_{DD} = V_{DD(\text{typ})}$	6	pF
DQ capacitance (IO0–IO15)	$C_{I/O}$		8	pF

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

THERMAL CHARACTERISTICS⁽¹⁾

Parameter	Symbol	Test Conditions	48-ball BGA	44-pin TSOP II	Units
Thermal resistance (junction to ambient)	$R_{\theta JA}$	Still air, four-layer printed circuit board	48.4	47.7	°C/W
Thermal resistance (junction to pins)	$R_{\theta JB}$		23.3	30.1	°C/W
Thermal resistance (junction to case)	$R_{\theta JC}$		10.8	9.1	°C/W

Note:

1. These parameters are guaranteed by design and tested by a sample basis only.

AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Unit (1.65V~2.2V)	Unit (2.2V~3.6V)
Input Pulse Level	0V to V_{DD}	0V to V_{DD}
Input Rise and Fall Time	1V/ns	1V/ns
Output Timing Reference Level	0.9V	$\frac{1}{2} V_{DD}$
R1	13500	1005
R2	10800	820
V_{TM}	1.8V	V_{DD}
Output Load Conditions	Refer to Figure 1 and 2	

OUTPUT LOAD CONDITIONS FIGURES

FIGURE 1





FIGURE 2



DC ELECTRICAL CHARACTERISTICS

IS62(5)WV51216EFALL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

VDD = 1.65V ~ 2.2V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	1.4	—	V
V_{OL}	Output LOW Voltage	$I_{OL} = 0.1 \text{ mA}$	—	0.2	V
$V_{IH}^{(1)}$	Input HIGH Voltage		1.4	$V_{DD} + 0.2$	V
$V_{IL}^{(1)}$	Input LOW Voltage		-0.2	0.4	V
I_{LI}	Input Leakage	$GND < V_{IN} < V_{DD}$	-1	1	μA
I_{LO}	Output Leakage	$GND < V_{IN} < V_{DD}$, Output Disabled	-1	1	μA

Notes:

1. $V_{ILL}(\text{min}) = -1.0\text{V AC}$ (pulse width < 10ns). Not 100% tested.
 $V_{IHH}(\text{max}) = V_{DD} + 1.0\text{V AC}$ (pulse width < 10ns). Not 100% tested.

IS62(5)WV51216EFBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

VDD = 2.2V ~ 3.6V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$2.2 \leq V_{DD} < 2.7$, $I_{OH} = -0.1 \text{ mA}$	2.0	—	V
		$2.7 \leq V_{DD} \leq 3.6$, $I_{OH} = -1.0 \text{ mA}$	2.4	—	V
V_{OL}	Output LOW Voltage	$2.2 \leq V_{DD} < 2.7$, $I_{OL} = 0.1 \text{ mA}$	—	0.4	V
		$2.7 \leq V_{DD} \leq 3.6$, $I_{OL} = 2.1 \text{ mA}$	—	0.4	V
$V_{IH}^{(1)}$	Input HIGH Voltage	$2.2 \leq V_{DD} < 2.7$	1.8	$V_{DD} + 0.3$	V
		$2.7 \leq V_{DD} \leq 3.6$	2.0	$V_{DD} + 0.3$	V
$V_{IL}^{(1)}$	Input LOW Voltage	$2.2 \leq V_{DD} < 2.7$	-0.3	0.6	V
		$2.7 \leq V_{DD} \leq 3.6$	-0.3	0.8	V
I_{LI}	Input Leakage	$GND < V_{IN} < V_{DD}$	-1	1	μA
I_{LO}	Output Leakage	$GND < V_{IN} < V_{DD}$, Output Disabled	-1	1	μA

Notes:

1. $V_{ILL}(\text{min}) = -2.0\text{V AC}$ (pulse width < 10ns). Not 100% tested.
 $V_{IHH}(\text{max}) = V_{DD} + 2.0\text{V AC}$ (pulse width < 10ns). Not 100% tested.

**IS62(5)WV51216EFALL DC ELECTRICAL CHARACTERISTICS-II FOR POWER
(OVER THE OPERATING RANGE)**

Symbol	Parameter	Test Conditions	Grade	Typ ⁽¹⁾	Max	Unit
ICC	V _{DD} Dynamic Operating Supply Current	V _{DD} = V _{DD(max)} , I _{OUT} = 0mA, f = f _{max} ,	Com.	-	35	mA
			Ind.	-	35	
			Auto. A3	-	35	
ICC1	V _{DD} Static Operating Supply Current	V _{DD} = V _{DD(max)} , I _{OUT} = 0mA, f = 0	Com.	-	5	mA
			Ind.	-	5	
			Auto. A3	-	5	
ISB2	CMOS Standby Current (CMOS Inputs)	V _{DD} = V _{DD(max)} , f = 0, CS1# ≥ V _{DD} - 0.2V or CS2 < 0.2V or (LB# and UB#) ≥ V _{DD} - 0.2V, VIN ≤ 0.2V or VIN ≥ V _{DD} - 0.2V	Com.	25°C	5.5	μA
				40°C	6.0	
				70°C	7.5	
			Ind.	85°C	10.5	
				125°C	25	
			Auto. A3	25	55	

Notes:

1. Typical value indicates the value for the center of distribution at VDD=VDD (Typ.), and not 100% tested.
2. Maximum value at 25°C, 40°C are guaranteed by design, and not 100% tested

**IS62(5)WV51216EFBLL DC ELECTRICAL CHARACTERISTICS-II FOR POWER
(OVER THE OPERATING RANGE)**

Symbol	Parameter	Test Conditions	Grade	Typ ⁽¹⁾	Max	Unit
ICC	V _{DD} Dynamic Operating Supply Current	V _{DD} = V _{DD(max)} , I _{OUT} = 0mA, f = f _{max} ,	Com.	-	35	mA
			Ind.	-	35	
			Auto. A3	-	35	
ICC1	V _{DD} Static Operating Supply Current	V _{DD} = V _{DD(max)} , I _{OUT} = 0mA, f = 0	Com.	-	5	mA
			Ind.	-	5	
			Auto. A3	-	5	
ISB2	CMOS Standby Current (CMOS Inputs)	V _{DD} = V _{DD(max)} , f = 0, CS1# ≥ V _{DD} - 0.2V or CS2 < 0.2V or (LB# and UB#) ≥ V _{DD} - 0.2V, VIN ≤ 0.2V or VIN ≥ V _{DD} - 0.2V	Com.	25°C	5.5	μA
				40°C	6.0	
				70°C	7.5	
			Ind.	85°C	10.5	
				125°C	25	
			Auto. A3	25	55	

Notes:

1. Typical value indicates the value for the center of distribution at VDD=VDD (Typ.), and not 100% tested.
2. Maximum value at 25°C, 40°C are guaranteed by design, and not 100% tested

AC CHARACTERISTICS⁽⁶⁾ (OVER OPERATING RANGE)

READ CYCLE AC CHARACTERISTICS

Parameter	Symbol	45ns		55ns		unit	notes
		Min	Max	Min	Max		
Read Cycle Time	tRC	45	-	55	-	ns	1,5
Address, ERR Access Time	tAA	-	45	-	55	ns	1
Output, ERR Hold Time	tOHA	10	-	10	-	ns	1
CS1#, CS2 Access Time	tACS1/ACS2	-	45	-	55	ns	1
UB#, LB# Access Time	tBA	-	45	-	55	ns	1
OE# Access Time	tDOE	-	20	-	25	ns	1
OE# to High-Z Output	tHZOE	-	15	-	20	ns	2
OE# to Low-Z Output	tLZOE	5	-	5	-	ns	2
CS1#, CS2 to High-Z Output	tHZCS	-	15	-	20	ns	2
CS1#, CS2 to Low-Z Output	tLZCS	10	-	10	-	ns	2
UB#, LB# to High-Z Output	tHZB	-	15	-	20	ns	2
UB#, LB# to Low-Z Output	tLZB	10	-	10	-	ns	2

WRITE CYCLE AC CHARACTERISTICS


Parameter	Symbol	45ns		55ns		unit	notes
		Min	Max	Min	Max		
Write Cycle Time	tWC	45	-	55	-	ns	1,3,5
CS1#, CS2 to Write End	tSCS1/SCS2	35	-	40	-	ns	1,3
Address Setup Time to Write End	tAW	35	-	40	-	ns	1,3
UB#,LB# to Write End	tPWB	35	-	40	-	ns	1,3
Address Hold from Write End	tHA	0	-	0	-	ns	1,3
Address Setup Time	tSA	0	-	0	-	ns	1,3
WE# Pulse Width	tPWE	35	-	40	-	ns	1,3,4
Data Setup to Write End	tSD	20	-	25	-	ns	1,3
Data Hold from Write End	tHD	0	-	0	-	ns	1,3
WE# LOW to High-Z Output	tHZWE	-	15	-	20	ns	2,3
WE# HIGH to Low-Z Output	tLZWE	5	-	5	-	ns	2,3

Notes:

1. Tested with the load in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. tHZOE, tHZCS, tHZB, and tHZWE transitions are measured when the output enters a high impedance state. Not 100% tested.
3. The internal write time is defined by the overlap of CS1# = LOW, CS2=HIGH, UB# or LB# = LOW, and WE# = LOW. All four conditions must be in valid states to initiate a Write, but any condition can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
4. tPWE > tHZWE + tSD when OE# is LOW.
5. Address inputs must meet V_{IH} and V_{IL} SPEC during this period. Any glitch or unknown inputs are not permitted. Unknown input with standby mode is acceptable.
6. Data retention characteristics are defined later in DATA RETENTION CHARACTERISTICS.

Timing Diagram


READ CYCLE NO. 1^(1,2) (ADDRESS CONTROLLED, CS1# = OE# = UB# = LB# = LOW, CS2 = WE# = HIGH)



Notes:

1. The device is continuously selected.
2. ERR1, ERR2 signals act like a Read Data Q during Read Operation.


READ CYCLE NO. 2⁽¹⁾ (OE# CONTROLLED, WE# = HIGH)



Notes:

1. Address is valid prior to or coincident with CS1# LOW or CS2 HIGH transition.


WRITE CYCLE NO. 1^(1,2) (CS1#, CS2 CONTROLLED, OE# = HIGH OR LOW)



Notes:

1. tHZWE is based on the assumption when tSA=0nS after READ operation. Actual DOUT for tHZWE may not appear if OE# goes high before Write Cycle. tHZOE is the time DOUT goes to High-Z after OE# goes high.
2. During this period the I/Os are in output state. Do not apply input signals.


WRITE CYCLE NO. 2^(1,2) (WE# CONTROLLED: OE# IS HIGH DURING WRITE CYCLE)



Notes:

1. tHZOE is the time DOUT goes to High-Z after OE# goes high.
2. During this period the I/Os are in output state. Do not apply input signals.


WRITE CYCLE NO. 3⁽¹⁾ (WE# CONTROLLED: OE# IS LOW DURING WRITE CYCLE)



Notes:

1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.

WRITE CYCLE NO. 4^(1,2,3) (UB# & LB# Controlled, OE# = LOW)



Notes:

1. If OE# is low during write cycle, tHZWE must be met in the application. Do not apply input signal during this period. Data output from the previous READ operation will drive IO BUS.
2. Due to the restriction of note1, OE# is recommended to be HIGH during write period.
3. WE# stays LOW in this example. If WE# toggles, tPWE and tHZWE must be considered.


DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{DD} for Data Retention	See Data Retention Waveform	1.5	-	-	V
I _{DR}	Data Retention Current	V _{DD} = V _{DR} (min), CS1# \geq V _{DD} - 0.2V or CS2 \leq 0.2V or (LB# and UB#) \geq V _{DD} - 0.2V, VIN \leq 0.2V or VIN \geq V _{DD} - 0.2V	25°C	-	5.5	13
			85°C	-	-	19
			125°C	-	-	52
t _{SDR} ⁽²⁾	Data Retention Setup Time	See Data Retention Waveform		0	-	-
t _{RDR}	Recovery Time	See Data Retention Waveform		t _{RC}	-	ns


Notes:

1. Typical value indicates the value for the center of distribution at V_{DD} = V_{DR} (min.), and not 100% tested.
2. VDD power down slope must be longer than 100 us/volt when enter into Data Retention Mode.


DATA RETENTION WAVEFORM (CS1# CONTROLLED)



DATA RETENTION WAVEFORM (CS2 CONTROLLED)



DATA RETENTION WAVEFORM (UB# AND LB# CONTROLLED)



ORDERING INFORMATION

IS62/65WV51216EFALL (1.65V - 2.2V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV51216EFALL-55TLI	TSOP (Type II), Lead-free
55	IS62WV51216EFALL-55BI	mini BGA (6mm x 8mm)
55	IS62WV51216EFALL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV51216EFALL-55B2I	mini BGA (6mm x 8mm), ERR1/2 Pins
55	IS62WV51216EFALL-55B2LI	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
55	IS62WV51216EFALL-55B3I	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
55	IS62WV51216EFALL-55B3LI	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin Lead-free

AUTOMOTIVE RANGE (A3): -40°C TO +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV51216EFALL-55CTLA3	TSOP (Type II), Copper Lead-frame, Lead-free
55	IS65WV51216EFALL-55BA3	mini BGA (6mm x 8mm)
55	IS65WV51216EFALL-55BLA3	mini BGA (6mm x 8mm), Lead-free
55	IS65WV51216EFALL-55B2A3	mini BGA (6mm x 8mm), ERR1/2 Pins
55	IS65WV51216EFALL-55B2LA3	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
55	IS65WV51216EFALL-55B3A3	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
55	IS65WV51216EFALL-55B3LA3	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin, Lead-free

IS62/65WV51216EBLL (2.2V - 3.6V)


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
45	IS62WV51216EFBLL-45TLI	TSOP (Type II), Lead-free
45	IS62WV51216EFBLL-45BI	mini BGA (6mm x 8mm)
45	IS62WV51216EFBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
45	IS62WV51216EFBLL-45B2I	mini BGA (6mm x 8mm), ERR1/2 Pins
45	IS62WV51216EFBLL-45B2LI	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
45	IS62WV51216EFBLL-45B3I	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
45	IS62WV51216EFBLL-45B3LI	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin, Lead-free
55	IS62WV51216EFBLL-55TLI	TSOP (Type II), Lead-free
55	IS62WV51216EFBLL-55BI	mini BGA (6mm x 8mm)
55	IS62WV51216EFBLL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV51216EFBLL-55B2I	mini BGA (6mm x 8mm), ERR1/2 Pins
55	IS62WV51216EFBLL-55B2LI	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
55	IS62WV51216EFBLL-55B3I	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
55	IS62WV51216EFBLL-55B3LI	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin, Lead-free


Automotive Range (A3): -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV51216EFBLL-55CTLA3	TSOP (Type II), Copper Lead-frame, Lead-free
55	IS65WV51216EFBLL-55BA3	mini BGA (6mm x 8mm)
55	IS65WV51216EFBLL-55BLA3	mini BGA (6mm x 8mm), Lead-free
55	IS65WV51216EFBLL-55B2A3	mini BGA (6mm x 8mm), ERR1/2 Pins
55	IS65WV51216EFBLL-55B2LA3	mini BGA (6mm x 8mm), ERR1/2 Pins, Lead-free
55	IS65WV51216EFBLL-55B3A3	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin
55	IS65WV51216EFBLL-55B3LA3	mini BGA (6mm x 8mm), 1 CS Option, ERR Pin, Lead-free

PACKAGE INFORMATION



SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	1.00		1.20	0.039	0.047	
A1	0.05		0.15	0.002	0.006	
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.30		0.45	0.012	0.018	
D	18.28	18.41	18.54	0.720	0.725	0.730
E	11.56	11.76	11.96	0.455	0.463	0.471
E1	10.03	10.16	10.29	0.395	0.400	0.405
e	0.80	BSC.	0.031	BSC.		
L	0.40		0.69	0.016	0.027	
L1	0.25	BSC.		0.010	BSC.	
zD	0.805	REF.	0.032	REF.		
g	0		8"	0	8"	



NOTE:

1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

ISSI	TITLE	44L 400mil TSOP-2 Package Outline	REV.	F	DATE
					06/04/2008