KAI-47052

8856 (H) x 5280 (V) Interline CCD Image Sensor

ON Semiconductor®

www.onsemi.com

Description

The KAI−47052 Image Sensor is a 47−Megapixel CCD that provides increased Quantum Efficiency (particularly for NIR wavelengths) compared to members of the standard 5.5 μm family. The sensor shares the same broad dynamic range, excellent imaging performance, and flexible readout architecture as other members of the 5.5 μm pixel family. However, QE at 820 nm has been approximately doubled compared to existing devices, enabling enhanced sensitivity without a corresponding decrease in the Modulation Transfer Function (MTF) of the device. The sensor features broad dynamic range and excellent imaging performance and uniformity. Full resolution readout of up to 7 frames per second is enabled through a multi-tap output architecture, and a vertical overflow drain structure suppresses image blooming and enables electronic shuttering for precise exposure control.

The sensor is electrically similar to other devices in the 5.5-micron Interline Transfer CCD Platform, allowing cameras designed for that platform to be leveraged in support of this high-resolution device.

Figure 1. KAI−47052 Image Sensor

Features

- Increased QE, with 2× Improvement at 820 nm
- Progressive Scan Readout
- Flexible Readout Architecture
- High Frame Rate
- High Sensitivity
- Low Noise Architecture
- Excellent Smear Performance

Applications

- Industrial Imaging and Inspection
- Aerial Surveillance
- Security

Table 1. GENERAL SPECIFICATIONS

Parameter	Typical Value
Architecture	Interline CCD, Progressive Scan
Total Number of Pixels	8880 (H) × 5392 (V)
Number of Effective Pixels	8880 (H) × 5304 (V)
Number of Active Pixels	8856 (H) × 5280 (V)
Pixel Size	5.5 μm (H) × 5.5 μm (V)
Active Image Size	48.7 mm (H) × 29.0 mm (V) 56.7 mm (diagonal)
Aspect Ratio	5:3
Number of Outputs	8 or 16
Charge Capacity	20,000 electrons
Output Sensitivity	38 μV/e⁻
Quantum Efficiency Mono (540 nm, 800 nm)	 43%, 18%
Read Noise (f = 40 MHz)	10 e⁻ rms
Dark Current Photodiode / VCCD	 7 / 140 e⁻/s
Dark Current Doubling Temp Photodiode / VCCD	 7°C / 9°C
Dynamic Range	66 dB
Charge Transfer Efficiency	0.999999
Blooming Suppression	> 300 X
Smear	−100 dB
Image Lag	< 10 electrons
Maximum Pixel Clock Speed	40 MHz
Maximum Frame Rate 8 Outputs / 16 Outputs	 3.5 fps / 7.0 fps
Package Options	Available in die form and AR coated, 2 Sides, Sealed Clear glass in ceramic PGA package

NOTE: All Parameters are specified at T = 40°C unless otherwise noted.

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ORDERING INFORMATION

Table 2. ORDERING INFORMATION

Part Number	Description	Marking Code
KAI−47052−AXA−BA−B1	Monochrome, Special Microlens, Die Only	None
KAI−47052−AXA−BA−AE	Monochrome, Special Microlens, Die Only, Engineering Grade	
KAI−4705X−PKG−J	Package Component for the KAI−4705x Die, PGA	
KAI−4705X−GLS−D	Glass Component for the KAI−4705x Die, Clear, AR Coated 2 Sides, with Epoxy b−stage	
KAI−47052−AXA−JD−B1	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Grade 1	KAI−47052−AXA Serial Number
KAI−47052−AXA−JD−AE	Monochrome, Special Microlens, PGA Package, Sealed Clear Cover Glass with AR Coating (Both Sides), Engineering Grade	

See the ON Semiconductor *Device Nomenclature* document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at www.onsemi.com.

DEVICE DESCRIPTION

Architecture



Figure 2. Block Diagram



Figure 3. HCCD and Output Detail

Dark Pixels

There are 44 dark rows at the top and 44 dark rows at the bottom of the image sensor. The dark rows are not entirely dark and so should not be used for a dark reference level.

Dummy Pixels

Within each horizontal shift register there are 6 leading additional shift phases. These pixels are designated as dummy pixels and should not be used to determine a dark reference level.

Active Buffer Pixels

On the perimeter of the sensor there are 12 unshielded rows and columns that are classified as active buffer pixels. These pixels are light sensitive but are not tested for defects and non−uniformities.

Image Acquisition

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron−hole pairs within the individual silicon photodiodes. These photoelectrons are collected locally by the formation of potential wells at each photo−site. Below photodiode saturation, the number of photoelectrons collected at each pixel is linearly dependent upon light level and exposure time and non−linearly dependent on wavelength. When the photodiodes charge capacity is reached, excess electrons are discharged into the substrate to prevent blooming.

ESD Protection

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor. See Power-Up and Power-Down Sequence section.

Physical Description

Pin Description and Device Orientation for an Assembled Sensor Die and Package



Figure 4. Package Pin Designations − Top View



Figure 5. Package Pin Designations − Bottom View

Table 3. PACKAGE PIN DESCRIPTION

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	N/C	41	VOUTd	81	VOUTh	121	VOUTp	161	VOUTl
2	SUB	42	VDDd	82	VDDh	122	VDDp	162	VDDl
3	ESD	43	RDd	83	RDh	123	HLODo	163	HLODk
4	GND	44	GND	84	GND	124	H1o	164	H1k
5	V3B	45	OGd	85	OGh	125	H2Lo	165	H2Lk
6	V4B	46	Rd	86	Rh	126	H2o	166	H2k
7	V1B	47	H2Ld	87	H2Lh	127	OGo	167	OGk
8	FDDB	48	H2d	88	H2h	128	Ro	168	Rk
9	V2B	49	HLODd	89	HLODh	129	RDo	169	RDk
10	FDGB	50	H1d	90	H1h	130	GND	170	GND
11	VOUTa	51	VOUTe	91	V1B	131	VOUTo	171	VOUTk
12	VDDa	52	VDDe	92	V2B	132	VDDo	172	VDDk
13	RDa	53	RDe	93	SUB	133	HLODn	173	HLODj
14	GND	54	GND	94	FDGB	134	H1n	174	H1j
15	OGa	55	OGe	95	V3B	135	H2Ln	175	H2Lj
16	Ra	56	Re	96	FDDB	136	H2n	176	H2j
17	H2La	57	H2Le	97	GND	137	OGn	177	OGj
18	H2a	58	H2e	98	V4B	138	Rn	178	Rj
19	HLODa	59	HLODe	99	TANODE	139	RDn	179	RDj
20	H1a	60	H1e	100	ESD	140	GND	180	GND
21	VOUTb	61	VOUTf	101	TCATHODE	141	VOUTn	181	VOUTj
22	VDDb	62	VDDf	102	n/c	142	VDDn	182	VDDj
23	RDb	63	RDf	103	n/c	143	HLODm	183	HLODi
24	GND	64	GND	104	ESD	144	H1m	184	H1i
25	OGb	65	OGf	105	GND	145	H2Lm	185	H2Li
26	Rb	66	Rf	106	V4T	146	H2m	186	H2i
27	H2Lb	67	H2Lf	107	V3T	147	OGm	187	OGi
28	H2b	68	H2f	108	FDDT	148	Rm	188	Ri
29	HLODb	69	HLODf	109	SUB	149	RDm	189	RDi
30	H1b	70	H1f	110	FDGT	150	GND	190	GND
31	VOUTc	71	VOUTg	111	V1T	151	VOUTm	191	VOUTi
32	VDDc	72	VDDg	112	V2T	152	VDDm	192	VDDi
33	RDc	73	RDg	113	HLODp	153	HLODl	193	V2T
34	GND	74	GND	114	H1p	154	H1l	194	FDGT
35	OGc	75	OGg	115	H2Lp	155	H2Ll	195	V1T
36	Rc	76	Rg	116	H2p	156	H2l	196	FDDT
37	H2Lc	77	H2Lg	117	OGp	157	OGl	197	V3T
38	H2c	78	H2g	118	Rp	158	Rl	198	V4T
39	HLODc	79	HLODg	119	RDp	159	RDl	199	ESD
40	H1c	80	H1g	120	GND	160	GND	200	GND
								201	SUB

Table 4. PIN NAME DESCRIPTIONS

Pin Name(s)	Description
V1B, V1T	Vertical CCD Clock, Phase 1, Bottom (B) or Top (T)
V2B, V2T	Vertical CCD Clock, Phase 2, Bottom (B) or Top (T)
V3B, V3T	Vertical CCD Clock, Phase 3, Bottom (B) or Top (T)
V4B, V4T	Vertical CCD Clock, Phase 4, Bottom (B) or Top (T)
FDDB, FDDT	Fast Line Dump Drain, Bottom (B) or Top (T)
FDGB, FDGT	Fast Line Dump Gate, Bottom (B) or Top (T)
SUB	Substrate
GND	Ground
ESD	ESD Protection Disable
TANODE	Temperature Diode Anode
TCATHODE	Temperature Diode Cathode
N/C	No connect
VOUTα	Video Output a to p
Rα	Reset Gate a to p
RDα	Reset Drain a to p
OGα	Output Gate a to p
VDDα	Output Amplifier Supply a to p
H1α	Horizontal CCD Clock, Phase 1, a to p
H2α	Horizontal CCD Clock, Phase 2, a to p
H2Lα	Horizontal CCD Clock, Phase 2, Last Phase, a to p
HLODα	Horizontal CCD Overflow Drain, a to p

Table 5. Device Bond Pad Locations and Description

Pin #	Pin Name	X	Y	Pin #	Pin Name	X	Y	Pin #	Pin Name	X	Y	Pin #	Pin Name	X	Y
1	VDD	−24565	−15060	51	VDD	6360	−15060	101	H1	23050	15060	151	H1	−7875	15060
2	VOUT	−24085	−15060	52	VOUT	6840	−15060	102	HLOD	22570	15060	152	HLOD	−8355	15060
3	AGND	−23605	−15060	53	AGND	7320	−15060	103	H2	22090	15060	153	H2	−8835	15060
4	RD	−23125	−15060	54	RD	7800	−15060	104	H2L	21610	15060	154	H2L	−9315	15060
5	RG	−22645	−15060	55	RG	8280	−15060	105	OG	21130	15060	155	OG	−9795	15060
6	OG	−22165	−15060	56	OG	8760	−15060	106	RG	20650	15060	156	RG	−10275	15060
7	H2L	−21685	−15060	57	H2L	9240	−15060	107	RD	20170	15060	157	RD	−10755	15060
8	H2	−21205	−15060	58	H2	9720	−15060	108	AGND	19690	15060	158	AGND	−11235	15060
9	HLOD	−20725	−15060	59	HLOD	10200	−15060	109	VOUT	19210	15060	159	VOUT	−11715	15060
10	H1	−20245	−15060	60	H1	10680	−15060	110	VDD	18730	15060	160	VDD	−12195	15060
11	VDD	−18380	−15060	61	VDD	12545	−15060	111	H1	16865	15060	161	H1	−14060	15060
12	VOUT	−17900	−15060	62	VOUT	13025	−15060	112	HLOD	16385	15060	162	HLOD	−14540	15060
13	AGND	−17420	−15060	63	AGND	13505	−15060	113	H2	15905	15060	163	H2	−15020	15060
14	RD	−16940	−15060	64	RD	13985	−15060	114	H2L	15425	15060	164	H2L	−15500	15060
15	RG	−16460	−15060	65	RG	14465	−15060	115	OG	14945	15060	165	OG	−15980	15060
16	OG	−15980	−15060	66	OG	14945	−15060	116	RG	14465	15060	166	RG	−16460	15060
17	H2L	−15500	−15060	67	H2L	15425	−15060	117	RD	13985	15060	167	RD	−16940	15060
18	H2	−15020	−15060	68	H2	15905	−15060	118	AGND	13505	15060	168	AGND	−17420	15060
19	HLOD	−14540	−15060	69	HLOD	16385	−15060	119	VOUT	13025	15060	169	VOUT	−17900	15060
20	H1	−14060	−15060	70	H1	16865	−15060	120	VDD	12545	15060	170	VDD	−18380	15060
21	VDD	−12195	−15060	71	VDD	18730	−15060	121	H1	10680	15060	171	H1	−20245	15060
22	VOUT	−11715	−15060	72	VOUT	19210	−15060	122	HLOD	10200	15060	172	HLOD	−20725	15060
23	AGND	−11235	−15060	73	AGND	19690	−15060	123	H2	9720	15060	173	H2	−21205	15060
24	RD	−10755	−15060	74	RD	20170	−15060	124	H2L	9240	15060	174	H2L	−21685	15060
25	RG	−10275	−15060	75	RG	20650	−15060	125	OG	8760	15060	175	OG	−22165	15060
26	OG	−9795	−15060	76	OG	21130	−15060	126	RG	8280	15060	176	RG	−22645	15060
27	H2L	−9315	−15060	77	H2L	21610	−15060	127	RD	7800	15060	177	RD	−23125	15060
28	H2	−8835	−15060	78	H2	22090	−15060	128	AGND	7320	15060	178	AGND	−23605	15060
29	HLOD	−8355	−15060	79	HLOD	22570	−15060	129	VOUT	6840	15060	179	VOUT	−24085	15060
30	H1	−7875	−15060	80	H1	23050	−15060	130	VDD	6360	15060	180	VDD	−24565	15060
31	VDD	−6010	−15060	81	FDG	24840	−14350	131	H1	4495	15060	181	FDG	−24840	14350
32	VOUT	−5530	−15060	82	FDD	24840	−13870	132	HLOD	4015	15060	182	FDD	−24840	13870
33	AGND	−5050	−15060	83	V2	24840	−13390	133	H2	3535	15060	183	V2	−24840	13390
34	RD	−4570	−15060	84	V1	24840	−12910	134	H2L	3055	15060	184	V1	−24840	12910
35	RG	−4090	−15060	85	V4	24840	−12430	135	OG	2575	15060	185	V4	−24840	12430
36	OG	−3610	−15060	86	V3	24840	−11950	136	RG	2095	15060	186	V3	−24840	11950
37	H2L	−3130	−15060	87	GND	24840	−11470	137	RD	1615	15060	187	GND	−24840	11470
38	H2	−2650	−15060	88	ESD	24840	−10990	138	AGND	1135	15060	188	ESD	−24840	10990
39	HLOD	−2170	−15060	89	SUB	24840	−10510	139	VOUT	655	15060	189	SUB	−24840	10510
40	H1	−1690	−15060	90	TEMP	24840	0	140	VDD	175	15060	190	SPARE	−24840	0
41	VDD	175	−15060	91	TGND	24840	480	141	H1	−1690	15060	NC	NC	NC	NC
42	VOUT	655	−15060	92	SUB	24840	10510	142	HLOD	−2170	15060	191	SUB	−24840	−10510
43	AGND	1135	−15060	93	ESD	24840	10990	143	H2	−2650	15060	192	ESD	−24840	−10990
44	RD	1615	−15060	94	GND	24840	11470	144	H2L	−3130	15060	193	GND	−24840	−11470
45	RG	2095	−15060	95	V3	24840	11950	145	OG	−3610	15060	194	V3	−24840	−11950
46	OG	2575	−15060	96	V4	24840	12430	146	RG	−4090	15060	195	V4	−24840	−12430
47	H2L	3055	−15060	97	V1	24840	12910	147	RD	−4570	15060	196	V1	−24840	−12910
48	H2	3535	−15060	98	V2	24840	13390	148	AGND	−5050	15060	197	V2	−24840	−13390
49	HLOD	4015	−15060	99	FDD	24840	13870	149	VOUT	−5530	15060	198	FDD	−24840	−13870
50	H1	4495	−15060	100	FDG	24840	14350	150	VDD	−6010	15060	199	FDG	−24840	−14350

1. All x, y coordinates are relative to the center of the image array [0,0].
2. All x, y coordinates have units in microns.



Figure 6. Bond Pad Layout for the Image Sensor Die

IMAGING PERFORMANCE

Table 6. TYPICAL OPERATION CONDITIONS

Unless otherwise noted, the Imaging Performance Specifications are measured using the following conditions.

Description	Condition
Light Source	Continuous Red, Green, Blue, and IR LED Illumination
Operation	Nominal Operating Voltages and Timing

Table 7. PERFORMANCE PARAMETERS (Performance parameters are by design)

Description	Symbol	Nom.	Units	Notes
Maximum Photo−response Nonlinearity	NL	2	%	2
Horizontal CCD Charge Capacity	HNe	55	ke^-	
Vertical CCD Charge Capacity	VNe	40	ke^-	
Photodiode Charge Capacity	PNe	20	ke^-	3
Image Lag	Lag	< 10	e^-	
Anti−blooming Factor	Xab	> 300X		
Vertical Smear	Smr	−100	dB	
Read Noise	n_{e-T}	10	e^-rms	4
Dynamic Range	DR	66	dB	4, 5
Output Amplifier DC Offset	V_{odc}	9.4	V	
Output Amplifier Bandwidth	f_{-3db}	250	MHz	6
Output Amplifier Impedance	R_{OUT}	127	Ω	
Output Amplifier Sensitivity	ΔV/ΔN	38	$\mu V/e^-$	
Peak Quantum Efficiency (KAI−47052−AXA) at 540 nm at 800 nm	QE_{max}	 43 18	%	1

Table 8. PERFORMANCE SPECIFICATIONS

Description	Symbol	Min.	Nom.	Max.	Units	Temperature Tested At (°C)	Notes
Dark Field Global Non−Uniformity	DSNU	–	–	5	mVpp	27, 40	
Bright Field Global Non−Uniformity		–	–	5	%rms	27, 40	1
Bright Field Global Peak to Peak Non−Uniformity	PRNU	–	–	30	%pp	27, 40	1
Horizontal CCD Charge Transfer Efficiency	HCTE	0.999995	0.999999	–			
Vertical CCD Charge Transfer Efficiency	VCTE	0.999995	0.999999	–			
Photodiode Dark Current	Ipd	–	7	70	e/p/s	40	
Vertical CCD Dark Current	Ivd	–	100	300	e/p/s	40	

1. Monochrome die with micro lens configuration.
2. Value is over the range of 10% to 90% of photodiode saturation.
3. The operating value of the substrate voltage, VAB, will be marked on the shipping container for each device. The value of VAB is set such that the photodiode charge capacity is 680 mV.
4. At 40 MHz
5. Uses 20LOG (PNe/ n_{e-T})
6. Assumes 5 pF load.

TYPICAL PERFORMANCE CURVES

Quantum Efficiency

Monochrome with Microlens



Figure 7. Monochrome with Microlens Quantum Efficiency

Angular Quantum Efficiency

For the curves marked “Horizontal”, the incident light angle is varied in a plane parallel to the HCCD.
For the curves marked “Vertical”, the incident light angle is varied in a plane parallel to the VCCD.

Monochrome with Microlens



Figure 8. Monochrome with Microlens Angular Quantum Efficiency

Dark Current vs. Temperature



Figure 9. Dark Current vs. Temperature

Power-Estimated



Figure 10. Power

Frame Rates



Figure 11. Frame Rates

DEFECT DEFINITIONS

Table 9. OPERATING CONDITIONS

Description	Condition
Light Source	Continuous Red, Green, Blue, and IR LED Illumination
Operation	Nominal Operating Voltages and Timing

Table 10. OPERATING PARAMETERS

Description	8 Outputs	16 Outputs
HCCD Clock Frequency	20 MHz	20 MHz
Pixels Per Line	1146	1146
Lines Per Frame	5392	2696
Line Time	82.3 μs	82.3 μs
Frame Time	443.9 ms	222.0 ms

Table 11. TIMING MODES

Timing Modes	Conditions
Mode A	8 Output, no electronic shutter used. Photodiode integration time is equal to Frame Time.
Mode B	16 Output, no electronic shutter used. Photodiode integration time is equal to Frame Time.

Table 12. DEFECT DEFINITIONS

Description	Definition	Grade 1
Column Defect	A group of more than 10 contiguous pixels along a single column that deviate from the neighboring columns by: • more than 29 mV in the dark field using Timing Mode A at 40°C • more than 29 mV in the dark field using Timing Mode A at 27°C • more than −12% or +16% in the bright field using Timing Mode B at 27°C or 40°C	0
Cluster Defect	A group of 2 to N contiguous defective pixels, but no more than W adjacent defects horizontally, that deviate from the neighboring pixels by: • more than 169 mV in the dark field using Timing Mode A at 40°C • more than 67 mV in the dark field using Timing Mode A at 27°C • more than −12% or +16% in the bright field using Timing Mode B at 40°C or 27°C	20 W = 4 N = 19
Major Point Defect	A single defective pixel that deviates from the neighboring pixels by: • more than 169 mV in the dark field using Timing Mode A at 40°C • more than 67 mV in the dark field using Timing Mode A at 27°C • more than −12% or +16% in the bright field using Timing Mode B at 27°C or 40°C	440
Minor Point Defect	A single defective pixel that deviates from the neighboring pixels by: • more than 84 mV in the dark field using Timing Mode A at 40°C	4400

1. Bright field is define as where the average signal level of the sensor is 532 mV, with the substrate voltage set to the recommend VAB setting such that the capacity of the photodiodes is 760 mV (20,000 electrons)
2. Cluster defects are separated by no less than two (2) good pixels in any direction (excluding single pixel defects).

Defect Map

The defect map supplied with each sensor is based upon testing at an ambient (27°C) temperature. Minor point defects are not included in the defect map. All defective pixels are reference to pixel 1, 1 in the defect maps.



Figure 12. Pixel 1, 1 Location

Absolute Maximum Ratings

Absolute maximum rating is defined as a level or condition that should not be exceeded at any time per the description. If the level or the condition is exceeded, the device will be degraded and may be damaged. Operation at these values will reduce MTTF.

Some of the KAI−47052 image sensors are provided with configurations with epoxy sealed cover glass. The seal formed is non−hermetic, and may allow moisture ingress over time, depending on the storage environment. As a result, care must be taken to avoid cooling the device below the dew point inside the package cavity, since this may result in condensation on the sensor. For all KAI−47052 configurations, no warranty, expressed or implied, covers condensation.

Table 13. ABSOLUTE MAXIMUM RATINGS

Description	Symbol	Minimum	Maximum	Units	Notes
Operating Temperature Range	T_{op}	−50	+60	°C	1
Parameter Specification Temperature Range	T_{PSR}	27	40	°C	2
Output Bias Current, total for each output	$I_{OUT\alpha}$	−	−15	mA	3, 4

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Device degradation is not evaluated outside of these temperature ranges.
2. The device will operate effectively within a specified temperature range. Performance may not be guaranteed per the PERFORMANCE SPECIFICATION table for temperatures that are different than those specified within. Noise performance may degrade beyond the specification at die temperatures higher than specified here. Additionally, charge transfer may degrade beyond the specification at temperatures lower than specified here.
3. Avoid shorting output pins to ground or any low impedance source during operation. Irreparable damage will occur and is not covered by warranty.
4. α denotes an individual output so labeled a to p.

Table 14. ABSOLUTE MAXIMUM VOLTAGE RATINGS BETWEEN PINS AND GROUND

Description	Minimum	Maximum	Units	Notes
VDDα, VOUTα	−0.4	17.5	V	1
RDα, FDDα, HLODα	−0.4	15.5	V	1
V1B, V1T	ESD − 0.4	ESD + 24.0	V	
V2B, V2T, V3B, V3T, V4B, V4T	ESD − 0.4	ESD + 14.0	V	
FDGB, FDGT	ESD − 0.4	ESD + 15.0	V	
H1α, H2α, H2Lα	ESD − 0.4	ESD + 14.0	V	1
ESD	−10.0	0.0	V	
SUB	−0.4	40.0	V	

1. α refers to a to p.
2. Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions*

GUIDELINES FOR OPERATION

Power-Up and Power-Down Sequence

Adherence to the power-up and power-down sequence is critical. Failure to follow the proper power-up and power-down sequences may cause damage to the sensor.



Notes:

1. Activate all other biases when ESD is stable and SUB is above 3 V.
2. Do not pulse the electronic shutter until ESD is stable.
3. VDD cannot be +15 V when SUB is 0 V.
4. The image sensor can be protected from an accidental improper ESD voltage by current limiting the SUB current to less than 10 mA. SUB and VDD must always be greater than GND. ESD must always be less than GND. Placing diodes between SUB, VDD, ESD and ground will protect the sensor from accidental overshoots of SUB, VDD and ESD during power on and power off. See the figure below.

Figure 13. Power-Up and Power-Down Sequence

The VCCD clock waveform must not have a negative overshoot more than 0.4 V below the ESD voltage.



Figure 14. VCCD Clock Waveform

Example of external diode protection for SUB, VDD and ESD.α denotes a to p.



Figure 15. Example of External Diode Protection

DC Bias Operating Conditions

Table 15. DC BIAS OPERATING CONDITIONS

Description	Pins	Symbol	Min.	Nom.	Max.	Units	Max. DC Current	Notes
Reset Drain	RDα	RD	11.8	12.0	12.2	V	10 μA	1
Fast Line Dump Drain	FDDB, FDDT	FDD	11.8	12.0	12.2	V	10 μA	1
Horizontal Lateral Overflow Drain	HLODα	HLOD	11.8	12.0	12.2	V	10 μA	1
Output Gate	OGα	OG	−2.2	−2.0	−1.8	V	10 μA	1
Output Amplifier Supply	VDDα	V_{DD}	14.5	15.0	15.5	V	$I_{OUT\alpha} + I_{SS\alpha}$	1, 2
Ground	GND	GND	0.0	0.0	0.0	V	$I_{SS\alpha}$ = −1.8 mA	1
Substrate	SUB	V_{SUB}	5.0	V_{AB}	V_{DD}	V	50 μA	3, 8
ESD Protection Disable	ESD	ESD	−9.5	−9.0	−8.8	V	50 μA	6, 7
Output Bias Current	VOUTα	$I_{OUT\alpha}$	−3.0	−5.0	−10.0	mA	−	1, 4, 5

1. α denotes a to p.
2. The maximum DC current is for one output. $I_{DD\alpha} = I_{OUT} + I_{SS\alpha}$. The maximum total DC current for all outputs is $I_{DD} = I_{OUT} + I_{SS}$.
3. The operating value of the substrate voltage, V_{AB}, will be marked on the shipping container for each device. The value of V_{AB} is set such that the photodiode charge capacity is the nominal P_{Ne} (see Specifications).
4. An output load sink must be applied to each VOUT pin to activate each output amplifier.
5. Nominal value required for 40 MHz operation per output. May be reduced for slower data rates and lower noise.
6. Adherence to the power-up and power-down sequence is critical. See Power Up and Power Down Sequence section.
7. ESD maximum value must be less than or equal to V1_L + 0.4 V, V2_L + 0.4 V, V3_L + 0.4 V, and V2_L + 0.4 V.
8. Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.*



Figure 16. Output Amplifier

AC Operating Conditions

Table 16. CLOCK LEVELS

Description	Pins (Note 1)	Symbol	Level	Min.	Nom.	Max.	Units	Capacitance (Note 2)
Vertical CCD Clock, Phase 1	V1B, V1T	V1_L	Low	−8.2	−8.0	−7.8	V	290 nF (Note 6)
		V1_M	Mid	−0.2	0.0	0.2		
		V1_H	High	10.8	11.0	11.2		
Vertical CCD Clock, Phase 2	V2B, V2T	V2_L	Low	−8.2	−8.0	−7.8	V	290 nF (Note 6)
		V2_H	High	−0.2	0.0	0.2		
Vertical CCD Clock, Phase 3	V3B, V3T	V3_L	Low	−8.2	−8.0	−7.8	V	290 nF (Note 6)
		V3_H	High	−0.2	0.0	0.2		
Vertical CCD Clock, Phase 4	V4B, V4T	V4_L	Low	−8.2	−8.0	−7.8	V	290 nF (Note 6)
		V4_H	High	−0.2	0.0	0.2		
Horizontal CCD Clock, Phase 1	H1α	H1_L	Low	−5.2 (Note 7)	−4.0	−3.8	V	1.3 nF (Note 6)
		H1_A	Amplitude	3.8	4.0	5.2 (Note 7)		
Horizontal CCD Clock, Phase 2	H2α	H2_L	Low	−5.2 (Note 7)	−4.0	−3.8	V	1.3 nF (Note 6)
		H2_A	Amplitude	3.8	4.0	5.2 (Note 7)		
Horizontal CCD Clock, Last Phase (Note 3)	H2Lα	H2L_L	Low	−5.2	−5.0	−4.8	V	30 pF (Note 6)
		H2L_A	Amplitude	4.8	5.0	5.2		
Reset Gate	Rα	R_L (Note 4)	Low	−3.5	−2.0	−1.8	V	20 pF (Note 6)
		R_H	High	2.5	3.0	4.0		
Electronic Shutter (Note 5)	SUB	VES	High	29.0	30.0	40.0	V	20 nF (Note 6)
Fast Line Dump Gate	FDGB, FDGT	FDG_L	Low	−8.2	−8.0	−7.8	V	70 pF (Note 6)
		FDG_H	High	4.5	5.0	5.5		

1. α denotes a to p.
2. Capacitance is total for all like named pins. As an example, if all 16 H1 pins are tied together the total capacitance will be 1.3 nF.
3. Use separate clock driver for improved speed performance.
4. Reset low should be set to −3 V for signal levels greater than 40,000 electrons.
5. Refer to Application Note *Using Interline CCD Image Sensors in High Intensity Visible Lighting Conditions.*
6. Capacitance values are estimated.
7. If the minimum horizontal clock low level is used (−5.0 V), then the maximum horizontal clock amplitude should be used (5 V amplitude) to create a −5.0 V to 0.0 V clock.

The figure below shows the DC bias (VSUB) and AC clock (VES) applied to the SUB pin. Both the DC bias and AC clock are referenced to ground.



Figure 17. DC Bias and AC Clock Applied to the SUB Pin

Temperature Sensor

Please contact an ON Semiconductor Field Application Engineer for information regarding the operation of the temperature sensing diode.

To operate the Temperature Sensor:

- Source a negative current of 10 μA (Id) at the TCATHODE pin against the TANODE pin.
- Measure voltage (Vd) at TCATHODE.
- Compare Vd to a linear curve, or a look−up table to calculate the temperature.



Figure 18. Temperature Sensor Connections

TIMING

Table 17. REQUIREMENTS AND CHARACTERISTICS

Description	Symbol	Min.	Nom.	Max.	Units	Notes
Photodiode Transfer	t_{PD}	4	–	–	μs	
VCCD Leading Pedestal	t_{3P}	16	–	–	μs	
VCCD Trailing Pedestal	t_{3D}	16	–	–	μs	
VCCD Transfer Delay	t_{D}	4	–	–	μs	
VCCD Transfer	t_{V}	16	–	–	μs	
VCCD Clock Cross-Over	V_{VCR}	75	–	100	%	1
VCCD Rise, Fall Times	t_{VR}, t_{VF}	5	–	10	%	1, 2
FDG Delay	t_{FDG}	2	–	–	μs	
HCCD Delay	t_{HS}	1	–	–	μs	
HCCD Transfer	t_{e}	25	–	–	ns	
Shutter Transfer	t_{SUB}	1	–	–	μs	
Shutter Delay	t_{HD}	1	–	–	μs	
Reset Pulse	t_{R}	2.5	–	–	ns	
Reset − Video Delay	t_{RV}	–	2.2	–	ns	
H2L − Video Delay	t_{HV}	–	3.1	–	ns	
Line Time	t_{LINE}	53.7	–	–	μs	
Frame Time	t_{FRAME}	144.7	–	–	ms	16 outputs
		289.4	–	–		8 outputs

1. Refer to Figure 28: VCCD Clock Rise Time, Fall Time and Edge Alignment
2. Relative to the VCCD Transfer pulse width, t_V.

Timing Flow Charts

In the timing flow charts the number of HCCD clock cycles per row, NH, and the number of VCCD clock cycles per frame, NV, are shown in the following table.

Table 18. VALUES FOR NH AND NV WHEN OPERATING THE SENSOR IN VARIOUS MODES OF RESOLUTION

	Full Resolution	
	NV	NH
16 Outputs	2696	1116
8 Outputs	5392	1116

1. The time to read out one line t_{LINE} = Line Timing + NH / (Pixel Frequency).
2. The time to read out one frame t_{FRAME} = NV · t_{LINE} + Frame Timing.
3. Line Timing: See Table 20: Line Timing.
4. Frame Timing: See Table 19: Frame Timing.

No Electronic Shutter

In this case the photodiode exposure time is equal to the time to read out an image.



Figure 19. Timing Flow when Electronic Shutter is Not Used

Using the Electronic Shutter

The exposure time begins on the falling edge of the electronic shutter pulse on the SUB pin. The exposure time ends on the falling edge of the photodiode transfer (Tpd) of the V1T and V1B pins. The electronic shutter timing is shown in Figure 25.



Figure 20. Timing Flow Chart using the Electronic Shutter for Exposure Control

Timing Tables

Frame Timing

This timing table is for transferring charge from the photodiodes to the VCCD. See Figure 21 and Figure 22 for frame timing diagrams.

Table 19. FRAME TIMING

Device Pin	Full Resolution	
	16 Outputs	8 Outputs
V1T	F1T	F1B
V2T	F2T	F4B
V3T	F3T	F3B
V4T	F4T	F2B
V1B	F1B	
V2B	F2B	
V3B	F3B	
V4B	F4B	
FDGB, FDGT	FDG_L	
H1a to h	P1	P1
H2a to h	P2	P2
H2La to h	P2	P2
Ra to h	R	R
H1i to p	P1	P1 or see Note 1
H2i to p	P2	P2 or see Note 1
H2Li to p	P2	P2 or see Note 1
Ri to p	R	R or see Note 1

1. These clocks may all be held at their high level voltages or +5.0 V

Line Timing

This timing is for transferring one line of charge from the VCCD to the HCCD. See Figure 23 and Figure 24 for line timing diagrams.

Table 20. LINE TIMING

Device Pin	Full Resolution	
	16 Outputs	8 Outputs
V1T	L1T	L1B
V2T	L2T	L4B
V3T	L3T	L3B
V4T	L4T	L2B
V1B	L1B	
V2B	L2B	
V3B	L3B	
V4B	L4B	
FDGB, FDGT	FDG_L	
H1a to h	P1L	P1L
H2a to h	P2L	P2L
H2La to h	P2L	P2L
Ra to h	R	R
H1i to p	P1L	P1 or see Note 1
H2i to p	P2L	P2 or see Note 1
H2Li to p	P2L	P2 or see Note 1
Ri to p	R	R or see Note 1

1. These clocks may all be held at their high level voltages or +5.0 V

Pixel Timing

This timing is for transferring one pixel from the HCCD to the output amplifier.

Table 21. PIXEL TIMING

Device Pin	Full Resolution	
	16 Outputs	8 Outputs
V1T	V1_L	V1_L
V2T	V2_L	V2_L
V3T	V3_H	V3_H
V4T	V4_H	V4_H
V1B	V1_L	
V2B	V2_H	
V3B	V3_H	
V4B	V4_L	
FDGB, FDGT	FDG_L	
H1a to h	P1	P1
H2a to h	P2	P2
H2La to h	P2	P2
Ra to h	R	R
H1i to p	P1	P1 or see Note 1
H2i to p	P2	P2 or see Note 1
H2Li to p	P2	P2 or see Note 1
Ri to p	R	R or see Note 1

1. These clocks may all be held at their high level voltages or +5.0 V

Timing Diagrams

The charge in the photodiodes is transferred to the VCCDs on the rising edge of the V1_H level pulse and is completed by the falling edge of the V1_H pulse on F1T and F1B, time Tpd later. During the time period when F1T and F1B are at V1_H (Tpd) anti−blooming protection is disabled. The photodiode integration time ends on the falling edge of the Tpd pulse.

Frame Timing− 16 Output Mode



See the Pin Assignment table for pin assignments.

Figure 21. Frame Timing Diagram 16 Output Mode

Frame Timing− 8 Output Mode



See the Pin Assignment table for pin assignments.

Figure 22. Frame Timing Diagram 8 Output Mode

Line Timing − Full Resolution − 16 Output Mode



See the Pin Assignment table for pin assignments.

Figure 23. Line Timing Diagram − Full Resolution − 16 Output Mode

Line Timing − Full Resolution − 8 Output Mode



See the Pin Assignment table for pin assignments.

Figure 24. Line Timing Diagram − Full Resolution − 8 Output Mode

Electronic Shutter Timing Diagrams

The electronic shutter pulse can be inserted at the end of any line of the HCCD timing. The HCCD should be empty when the electronic shutter is pulsed. A recommended position for the electronic shutter is just after the last pixel is read out of a line. The VCCD clocks should not resume until at least Thd after the electronic shutter pulse has finished. The HCCD clocks can be run during the electronic shutter pulse as long as the HCCD does not contain valid image data.

For short exposures less than one line time, the electronic shutter pulse can appear inside the frame timing. Any electronic shutter pulse transition should be Thd away from any VCCD clock transition.



Figure 25. Electronic Shutter Timing



Figure 26. Frame/Electronic Shutter Timing

Pixel Timing − Full Resolution − All Output Modes



Figure 27. Pixel Timing Diagram − Full Resolution

VCCD Clock Edge Alignment



Figure 28. VCCD Clock Rise Time, Fall Time and Edge Alignment

Fast Line Dump Timing

The FDG pins may be optionally clocked to efficiently remove unwanted lines in the image resulting for increased frame rates at the expense of resolution. Below is an example of a 2 line dump sequence followed by a normal readout line. Note that the FDG timing transitions should complete prior to the beginning of vertical timing transitions as illustrated below.



Figure 29. Fast Line Dump Timing Diagram

STORAGE AND HANDLING DETAILS

For information on Storage, ESD prevention, cover glass care, and cleanliness, please download the *Image Sensor Handling and Best Practices* Application Note (AN52561/D) from www.onsemi.com. Please note that CCD products are not shipped or stored in Moisture Barrier Bags (MBB) and Moisture Sensitivity Level (MSL) ratings are not specified.

For information on environmental exposure, please download the *Using Interline CCD Image Sensors in High Intensity Lighting Conditions* Application Note (AND9183/D) from www.onsemi.com.

For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com.

For quality and reliability information, please download the *Quality & Reliability* Handbook (HBD851/D) from www.onsemi.com.

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from www.onsemi.com.

For information on Standard terms and Conditions of Sale, please download Terms and Conditions from www.onsemi.com.

MECHANICAL INFORMATION

Completed Assembly



Notes:

1. See Ordering Information for marking code.
2. Pin to pin distances are measured at pin base.
3. Pins are not centered about the vertical axis.
4. Units: mm

Figure 30. Completed Assembly (1 of 2)



Notes:
1. Units: mm

Figure 31. Completed Assembly (2 of 2)

Cover Glass



Notes:

1. Substrate = Schott D263T eco
2. Dust, Scratch, Inclusion Specification:
   a.) 20 microns maximum size in Zone A
3. MAR coated both sides
4. Spectral Transmission
   a.) 350 − 365 nm: T ≥ 88%
   b.) 365 − 405 nm: T ≥ 94%
   c.) 405 − 450 nm: T ≥ 98%
   d.) 450 − 650 nm: T ≥ 99%
   e.) 650 − 690 nm: T ≥ 98%
   f.) 690 − 770 nm: T ≥ 94%
   g.) 770 − 870 nm: T ≥ 88%
5. Units: mm

Figure 32. Cover Glass with AR Coatings

Cover Glass Transmission



Figure 33. Cover Glass Transmission

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative