

## LTC3604EMSE

# 2.5A, 15V, MONOLITHIC SYNCHRONOUS STEP-DOWN REGULATOR

## DESCRIPTION

Demonstration circuit 1611 is a step-down converter, using the LTC3604 monolithic synchronous buck regulator. The DC1611A has a maximum input voltage 15V, and is capable of delivering up to 2.5A of output current at a minimum input voltage of 3.6V. The output voltage of the DC1611A can be set as low as 0.6V, the reference voltage of the LTC3604. At low load currents, the DC1611A operates in discontinuous mode, and during shutdown, it consumes less than 40  $\mu$ A of quiescent current. In continuous mode operation, the DC1611A is a high efficiency circuit - over 80%. The DC1611A can track another voltage

with the LTC3604 track function. Because of the high switching frequency of the LTC3604, which is programmable up to 4 MHz, the DC1611A uses low profile surface mount components. All these features make the DC1611A an ideal circuit for use in Lithium-Ion Battery applications and distributed power systems. Gerber files for this circuit are available. Call the LTC Factory.

Design files for this circuit board are available. Call the LTC factory.

### As Shipped Performance Summary

PARAMETER	CONDITIONS	VALUE
Minimum Input Voltage		3.6V
Maximum Input Voltage		15V
Run/Shutdown		GND = Shutdown V <sub>IN</sub> = Run
Output Voltage Regulation	V <sub>IN</sub> = 3.6V to 15V, I <sub>OUT</sub> = 0A to 2.5A	1.2V $\pm$ 4% (1.152V – 1.248V)
	V <sub>IN</sub> = 3.6V to 15V, I <sub>OUT</sub> = 0A to 2.5A	1.8V $\pm$ 4% (1.728V – 1.872V)
	V <sub>IN</sub> = 4.5V to 15V, I <sub>OUT</sub> = 0A to 2.5A	3.3V $\pm$ 4% (3.168V – 3.432V)
Typical Output Ripple Voltage	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.8V, I <sub>OUT</sub> = 2.5A (20 MHz BW)	< 20mV <sub>p-p</sub>
Burst Mode	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.8V	< 700 mA
Nominal Switching Frequency	R <sub>T</sub> = 324k	1 MHz $\pm$ 20%

**Table 1. Jumper Description**

JUMPER	FUNCTION	RANGE/SETTING (DEFAULT)
JP1	Vout Setting.	1.2V
JP5	Tracking or Soft-Start (SS)	(SS) - TRACK
JP6	Mode: Forced Continuous Mode (FCM), Burst Mode, or External Synchronization (SYNC)	(FCM) – SYNC – Burst Mode
JP7	Run	(ON) - OFF
JP8	Frequency	(1 MHz) - 2 MHz
JP9	ITH: Compensation	INT – (EXT)

## QUICK START PROCEDURE

Demonstration Circuit 1611 is easy to set up to evaluate the performance of the LTC3604. For proper measurement equipment configuration, set up the circuit according to the diagram in **Figure 1**. Before proceeding to test, insert shunts into the 1.2V position of the output voltage header JP1, into the SS (soft-start) position of Track/SS header JP5, into the FCM (Forced Continuous Mode) position of MODE header JP6, into the OFF position of RUN header JP7, into the 1 MHz position of FREQ header JP8, and into the EXT position of ITH header JP9.

When measuring the input or output voltage ripple, care must be taken to avoid a long ground lead on the oscilloscope probe. Measure the input or output voltage ripple by touching the probe tip directly across the Vin or Vout and GND terminals. See **Figure 2** for proper scope probe measurement technique.

With the DC1611 set up according to the proper measurement configuration and equipment in **Figure 1**, apply 6.3V at Vin (Do not hot-plug Vin or increase Vin over the rated maximum supply voltage of 15V, or the part may be damaged.). Measure Vout; it should read 0V. Turn on the circuit by inserting the shunt in header JP7 into the ON position. The output voltage should be regulating. Measure Vout - it should measure 1.2V +/- 2% (1.176V to 1.224V).

Vary the input voltage from 3.6V to 15V and adjust the load current from 0 to 2.5A. Vout should set the input voltage to 15V and the output current to 2.5A. Measure the output ripple voltage; it should measure less than 20 mVAC.

Observe the voltage waveform at the switch pins (the other side of the inductor from the output). Verify the switching frequency is between 800 kHz and 1.2 MHz ( $T = 1.25 \mu\text{s}$  and  $0.833 \mu\text{s}$ ), and that the switch node waveform is rectangular in shape.

Change the JP6 shunt from forced continuous mode to Burst Mode. Also set the input voltage to 12V and the

output current to any current less than 400 mA. Observe the discontinuous mode of operation at the switch node, and measure the output ripple voltage. It should measure less than 150 mV.

Insert the JP7 shunt into the OFF position and move the shunt in the 1.2V output JP1 header into any of the two remaining output voltage option headers: 1.8V (JP2) or 3.3V (JP3). Just as in the 1.2V Vout test, the output voltage should read Vout +/- 2% tolerance under static line and load conditions and +/- 1% tolerance under dynamic line and load conditions (+/- 2% total). Also, the circuit operation in discontinuous mode will be the same.

When finished, turn off the circuit by inserting the shunt in header JP7 into the OFF position.

### Low Output Voltage, 2MHz Operation

In applications with low output voltages of less than 1.2V, and frequencies of 2 MHz or higher, the inductor ripple current will be reduced significantly such that the internal current comparator will not be able to clearly differentiate it from surrounding noise. Sporadic ckt. operation will result. To avoid this effect, replace the standard 1  $\mu\text{H}$  inductor with a 0.47  $\mu\text{H}$  inductor. This will make the inductor ripple current large enough so that the circuit operation will not be affected.

Warning - If the power for the demo board is carried in long leads, the input voltage at the part could “ring”, which could affect the operation of the circuit or even exceed the maximum voltage rating of the IC (which, of course, may damage the IC). To eliminate the ringing, a small tantalum capacitor has been inserted on the pads between the input power and return terminals on the bottom of the demo board. The (greater) ESR of the tantalum capacitor will dampen the (possible) ringing voltage due to the use of long input leads. On a normal, typical PCB, with short traces, the capacitor is not needed.




Figure 1. Proper Equipment Measurement Set-Up




Figure 2. Measuring Input or Output Ripple

## Normal Switching Frequency & Output Ripple Voltage Waveforms




Figure 3. Switch Node & Output Ripple Voltage Waveforms

$V_{\text{IN}} = 12\text{V}$ ,  $V_{\text{OUT}} = 1.8\text{V}$ ,  $I_{\text{OUT}} = 2.5\text{A}$ ,  $F_{\text{SW}} = 2\text{MHz}$

Trace 3: Output Ripple Voltage (20 mV/div AC)

Trace 2: Switch Voltage (10 V/div)

## Load Step Response Waveform




Figure 4. Load Step Response


$V_{\text{IN}} = 12\text{V}$ ,  $V_{\text{OUT}} = 1.8\text{V}$ , 2.5A Load Step (0A  $\leftrightarrow$  2.5A)

Forced Continuous Mode  $F_{\text{sw}} = 2\text{MHz}$

Trace 3: Output Voltage (50mV/div AC)

Trace 4: Output Current (1A/div)

REVISION HISTORY				
ECO	REV	DESCRIPTION	APPROVED	DATE
1	1	PRODUCTION	TOM G.	11-22-09



**NOTE: UNLESS OTHERWISE SPECIFIED**

1. ALL RESISTORS ARE IN OHMS, 0402  
ALL CAPACITORS ARE IN MICROFARADS, 0402
  2. INSTALL SHUNTS AS SHOWN.
- \* C2 IS AN OPTIONAL CAPACITOR. IT IS INSERTED ON THE DC1454A TO DAMPEN THE (POSSIBLE) RINGING VOLTAGE DUE TO THE LONG INPUT LEADS. ON A NORMAL, TYPICAL PCB, WITH SHORT TRACES, THE CAPACITOR IS NOT NEEDED.

<b>CUSTOMER NOTICE</b>		<b>CONTRACT NO.</b>	
LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATIONS. HOWEVER, IT REMAINS THE CUSTOMER'S RESPONSIBILITY TO VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL APPLICATION. COMPONENT SUBSTITUTION AND PRINTED CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT PERFORMANCE OR RELIABILITY. CONTACT LINEAR TECHNOLOGY APPLICATIONS ENGINEERING FOR ASSISTANCE.		APPROVALS	
THIS CIRCUIT IS PROPRIETARY TO LINEAR TECHNOLOGY AND SUPPLIED FOR USE WITH LINEAR TECHNOLOGY PARTS.		PCB DES. AUTOMNNAK	
		ENG. TOM G.	
		TITLE: SCHEMATIC	
		1600 McCarthy Blvd. Milpitas, CA 95035 Phone: (408)432-1900 Fax: (408)434-6507 LTC Confidential-For Customer Use Only	
		2.5A MONOLITHIC SYNCHRONOUS BUCK REGULATOR	
		IC NO. LTC3604EMSE	
		REV 1	
		DATE: Friday, January 22, 2010	
		SHEET 1 OF 1	