

ROHM Electronic Components

Digital Sound Processors for FPD TVs 28bit Audio DSP with Built-in 2ch ADC, 6ch DAC and ASRC

BD9406KS2

No.12083EAT01

General Description

This LSI is the digital sound processor which made the use digital signal processing for FPD TVs. DSP of ROHM original is used for the TV sound processor unit, and it excels in cost performance. The asynchronous sampling rate converter is built in the digital input one line. The audio AD converter is built in the analog input one line. The audio DA converters are built in the output three lines.

Features

Digital Signal Processor unit

,		
	Word length:	28bit (Data RAM)
	The fastest machine Cycle:	40.7ns (512fs, fs=48kHz)
	Multiplier:	$28x24 \rightarrow 52 \text{ bit}$
	Adder:	$28+28 \rightarrow 28$ bit
	Data RAM:	256x28bit
	Coefficient RAM:	128x24bit
	Sampling Frequency:	fs=48kHz
	Master Clock:	512fs (24.576Mhz, fs=48kHz)

Digital Signal Input (Stereo 4 lines): 16/20/24bit (I²S, Left-Justified, Right-Justified) Digital Signal Output (Stereo 4 lines): 16/20/24bit (I²S, Left-Justified, Right-Justified, S/PDIF)

- Asynchronous Sampling Rate Converter (Stereo 1 line): 32kHz/44.1kHz → 48kHz
- Audio ADC: Stereo Input 1 line
 - 20bit 64 x Over-sampling sigma delta ADC S/N: 90dB
 - THD+N: 0.02% (Sine-wave 1kHz, -0.5dB)
 - Digital HPF (fc=1Hz)
 - Audio DAC: Stereo Output 2 lines
 - 24bit 8x Over-sampling digital filter + 1bit sigma delta DAC
 - S/N: 96dB
 - THD+N: 0.005% (Sine-wave 1kHz, 0dB)
- Audio 16bit DAC: Stereo Output 1 line
 - 24bit 8x Over-sampling digital filter + Audio 16bit DAC
 - S/N: 90dB
 - THD+N: 0.03% (Sine-wave 1kHz, 0dB)
 - The sound signal processing function for FPD TVs
- Pre-scaler, Channel Mixer, Pseudo Stereo, Surround, P²Bass, SAS,12-band parametric EQ, Master Volume, L/R Balance, Compression, Post-scaler, Output Signal Clipper
- $(P^2Bass and SAS are ROHM's own sound effect functions.)$

Applications

Flat Panel TVs (LCD, Plasma)

●Absolute Maximum Ratings (Ta=25°C)

Symbol	Rating	Unit
V _{DD}	4.5	V
Pd	950 (※1)	mW
T _{opr}	-40~+85	°C
T _{stg}	-55~+125	C°
	V _{DD} P _d T _{opr}	V _{DD} 4.5 P _d 950 (%1) T _{opr} -40~+85 T 55~(125)

*1 Use of this processor at Ta=25 $^\circ\!C$ and over is subject to reduction of 9.5mW per 1 $\,$.

*20peration is not guaranteed.

●Recommendation Operating range (Ta=-40~+85°C)

Item	Symbol	Rating	Unit
Power Supply Voltage	V _{DD}	3.0~3.6	V

*1This product is not designed for protection against radioactive rays.

Electrical Characteristics (Digital system)

V_{DD}=3.3V (Unless otherwise specified Ta=25°C)

	ltom	Sumbol		Limit		Unit	Conditions	Relevant
	Item	Symbol	Min.	Тур.	Max.	Unit	Conditions	Pins
loout	H-level Voltage	VIH	2.3	-	-	V		*1
Input Voltage	L-level Voltage	VIL	-	-	1.0	V		*1
Hysteresis	H-level Voltage	VIH	2.5	-	-	V		*2,3,4
Input	L-level Voltage	VIL	-	-	0.8	V		*2,3,4
Voltage								
Input Curren	nt	lı –	-	-	±1	μA	V _{IN} =0~3.3V	*1,2
Input L Cu	urrent to Pull-up	IIL	-150	-100	-50	μA	V _{IN} =0V	*3
Resistor								
Input H Cur	rrent to Pull-down	IIH	35	70	105	μA	V _{IN} =3.3V	*4
Resistor								
Output	H-level Voltage	V _{OH}	2.75	-	-	V	I ₀ =-0.6mA	*5
Output Voltage	L-level Voltage	V _{OL}	-	-	0.55	V	I _O =0.6mA	*5

Relevant Pins

*1 CMOS input pin

XI (pin 60)

*2 CMOS hysteresis input pin

MODE (pin 2), SCANTEST (pin 3), SDA (pin 4), SCL (pin 5) *3 CMOS hysteresis input pin with built-in pull-up resistance

3 CMOS hysteresis input pin with built-in pull-up resistance RESETB (pin 8), DATAI1 (pin 52), BCKI1 (pin 53), LRCKI1 (pin 54), DATAI2 (pin 55), BCKI2 (pin 56), LRCKI2 (pin 57), DATAI3 (pin 58), BCKI3 (pin 63), LRCKI3 (pin 64), DATAI4 (pin 65), BCKI4 (pin 66), LRCKI4 (pin 67), AMCLKI1 (pin 68), AMCLKI2 (pin 69), AMCLKI3 (pin 75), AMCLKI4S (pin 76)

*4 CMOS input pin with built-in pull-down resistance

I2CADR1 (pin 6), I2CADR2 (pin 7)

*5 CMOS output pin

SDA (pin 4), ERROR (pin 39), DATAOC (pin 42), BCKOC (pin 43), LRCKOC (pin 44), DATAOB (pin 45), BCKOB (pin 46), LRCKOB (pin 47), DATAOA (pin 48), BCKOA (pin 49), LRCKOA (pin 50), XO (pin 61), AMCLKI4S (pin 76), AMCLKOA (pin 77), AMCLKOB (pin 78), AMCLKOC (pin 79)

•Electrical Characteristics (Analog system)

 V_{DD} =3.3V (Unless otherwise specified Ta=25°C, R_L=10k Ω , Standard V_C)

ltem	Symbol	Sta	ndard Val	ues	Unit	Appliashla Ding/Conditions
Item	Symbol	Min.	Тур.	Max.	Unit	Applicable Pins/Conditions
Total						
						DVDDIO1,DVDDIO2,DVDDIO3,DVDDREG
Circuit Current	lq	-	60	90	mA	, DVDDPLL,AVDDAD1,ADVDDAD2,
						AVDDDA1,AVDDDA2,AVDDDA2,
						AVDDDAR3,AVDDDAL3
Regulator						
Output Voltage	V_{REG}	-	1.5	-	V	I _O =100mA
PLL_ASRC						
Lock Frequency	F _{LK8}	-	24.576	-	MHz	BCK=3.072MHz (fs=48kHz)
(8 times frequency multiplier)						
Sigma-delta audio ADC		1				1
Maximum Input Amplitude	VIMAX	-	-	0.7	Vrms	
Distortion rate(THD+N)	THD _{AD}	-	0.02	0.05	%	1kHz, -0.5dB
S/N	S/N _{AD}	-	90	-	dB	AIN=0.7Vrms,1kHz,A-weighted
Input Impedance	RI	42	60	78	kΩ	
Sigma-delta audio DAC						1
Maximum Output Amplitude	V _{OMAX}	0.63	0.75	0.86	Vrms	
Distortion rate(THD+N)	THD _{DA}	-	0.005	0.03	%	0dB,1kHz
S/N	S/N _{DA}	-	96	-	dB	0dB,1kHz,A-weighted
16bit DAC Section						1
Maximum Output Amplitude	VOMAX	0.65	0.77	0.88	Vrms	
Distortion rate(THD+N)		-	0.03	-	%	0dB,1kHz
S/N	S/N _{DA}	-	90	-	dB	0dB,1kHz,A-weighted

Block diagram



Fig.2 Block diagram

Pin Description(s)

1 DGNDIO2 Digital I/O GND2 2 MODE Test mode select pin A 3 SCANTEST Digital test mode select pin A 4 SDA I ² C data I/O pin D 5 SCL I ² C transfer clock input pin D 6 I2CADR1 I ² C slave address select pin 1 B 7 I2CADR2 I ² C slave address select pin 2 B 8 RESETB "L" -> Reset condition C 9 DVDDPLL PLL power supply 10 FILT1 PLL_ASRC filter connect terminal 1 11 DGNDPLL PLL GND 12 FILT2 PLL_ASRC filter connect terminal 2 13 ANATEST Analog test mode select pin G 14 AVDDAD1 Audio ADC GND 1 15 AGNDAD1 Audio ADC GND 2 16 AINR Analog signal Lch input pin G 17 VREFAD AUdio ADC GND 1 20 AVDDAD2 Audio ADC cover supply 2<	No.	Name	Description of terminals	Туре					
3 SCANTEST Digital test mode select pin A 4 SDA I ² C data I/O pin D 5 SCL I ² C transfer clock input pin D 6 I2CADR1 I ² C slave address select pin 1 B 7 I2CADR2 I ² C slave address select pin 2 B 8 RESETB "L" -> Reset condition C 9 DVDDPLL PLL power supply - 10 FILT1 PLL_ASRC filter connect G terminal 1 D 11 DGNDPLL PLL_ASRC filter connect G terminal 2 G 13 ANATEST Analog stem ode select pin G 14 AVDAD1 Audio ADC GND 1 - 15 AGNDAD1 Audio ADC GND 1 - 16 AINR Analog signal Rch input pin G 17 VREFAD Audio ADC GND 2 - 20 AVDDAD1 Audio ADC GND 1 - 12 AGNDA1 Audio ADC GND 1 - 21 AGNDA1 Audio ADC GND 2 - 20 AVDDA1 Audio ADC Roh output pin	1	DGNDIO2		—					
3 SCANTEST Digital test mode select pin A 4 SDA I ² C data I/O pin D 5 SCL I ² C transfer clock input pin D 6 I2CADR1 I ² C slave address select pin 1 B 7 I2CADR2 I ² C slave address select pin 2 B 8 RESETB "L" -> Reset condition C 9 DVDDPLL PLL power supply - 10 FILT1 PLL_ASRC filter connect G terminal 1 I 11 DGNDPLL PLL GND - 12 FILT2 PLL_ASRC filter connect G terminal 2 G 13 ANATEST Analog test mode select pin G 14 AVDAD1 Audio ADC power supply 1 - 15 AGNDAD1 Audio ADC GND 1 - 16 AINR Analog signal Rch input pin G 19 AGNDAD1 Audio ADC GND 2 - 20 AVDDA2 Audio ADC GND 1 - 21 AGNDA1 Audio DAC CAND 1 - 22 AOUTR1 Audio DAC Rch output pi	2	MODE	Test mode select pin	Α					
SCL I ² C transfer clock input pin D 6 I2CADR1 I ² C slave address select pin 1 B 7 I2CADR2 I ² C slave address select pin 2 B 8 RESETB "L" -> Reset condition C 9 DVDDPLL PLL power supply - 10 FILT1 PLL_ASRC filter connect G terminal 1 G 11 DGNDPLL PLL_ASRC filter connect G terminal 2 G 13 ANATEST Analog test mode select pin G 14 AVDDAD1 Audio ADC power supply 1 - 15 AGNDAD1 Audio ADC GND 1 - 16 AINL Analog signal Lch input pin G 17 VREFAD ADC reference voltage pin G 18 AINR Analog signal Rch input pin G 19 AGNDAD1 Audio ADC GND 2 - 21 AGNDAD2 Audio DAC GND 1 - 22 AOUTR1 Audio DAC Rch output pin 1 G 23 AOUTL1 Audio DAC Rch output pin 1 G 24 AVDDDA1	3	SCANTEST		А					
6 I2CADR1 I ² C slave address select pin 1 B 7 I2CADR2 I ² C slave address select pin 2 B 8 RESETB "L" -> Reset condition C 9 DVDDPLL PLL power supply - 10 FILT1 PLL_ASRC filter connect ferminal 1 G 11 DGNDPLL PLL_ASRC filter connect ferminal 2 G 13 ANATEST Analog test mode select pin G 14 AVDDAD1 Audio ADC gower supply 1 - 15 AGNDAD1 Audio ADC GND 1 - 16 AINL Analog signal Lch input pin G 17 VREFAD ADC reference voltage pin G 18 AINR Analog signal Rch input pin G 19 AGNDA1 Audio ADC GND 2 - 20 AVDDA1 Audio ADC GND 2 - 21 AGNDA1 Audio ADC GND 2 - 22 AOUTR1 Audio DAC Ch output pin 1 G 23 AOUTL1 Audio DAC Ch output pin 1 G 23 AOUTL1 Aud	4	SDA	I ² C data I/O pin						
6 I2CADR1 I ² C slave address select pin 1 B 7 I2CADR2 I ² C slave address select pin 2 B 8 RESETB "L" -> Reset condition C 9 DVDDPLL PLL power supply 10 FILT1 PLL_ASRC filter connect ferminal 1 G 11 DGNDPLL PLL_ASRC filter connect ferminal 2 G 13 ANATEST Analog test mode select pin G 14 AVDDAD1 Audio ADC GND 1 15 AGNDAD1 Audio ADC GND 1 16 AINL Analog signal Lch input pin G 17 VREFAD ADC reference voltage pin G 18 AINR Analog signal Rch input pin G 19 AGNDAD2 Audio ADC GND 1 20 AVDDAD1 Audio DAC Rch output pin 1 G 23 AOUTL1 Audio DAC Rch output pin 1 G 24 AVDDDA1 Audio DAC Rch output pin 2 - 25 AVDDDA2 Audio DAC Rch GND 2 - 26 AOUTL2 <td>5</td> <td>SCL</td> <td colspan="6">I²C transfer clock input pin</td>	5	SCL	I ² C transfer clock input pin						
8 RESETB "L" -> Reset condition C 9 DVDDPLL PLL power supply - 10 FILT1 PLL_ASRC filter connect G terminal 1 G 11 DGNDPLL PLL_ASRC filter connect G terminal 2 G 13 ANATEST Analog test mode select pin G 14 AVDDAD1 Audio ADC power supply 1 - 15 AGNDAD1 Audio ADC GND 1 - 16 AINL Analog signal Lch input pin G 17 VREFAD ADC reference voltage pin G 18 AINR Analog signal Rch input pin G 19 AGNDAD2 Audio ADC GND 2 - 20 AVDDAD2 Audio DAC GND 1 - 21 AGNDA1 Audio DAC CRD 2 - 22 AOUTR1 Audio DAC RCh output pin 1 G 23 AOUTR1 Audio DAC Rch output pin 2 - 24 AVDDDA1 Audio DAC Rch output pin 2 - 25 AVDDDAR2 Audio DAC Rch output pin 2 G 27 AGNDAR2 Aud	6	I2CADR1		В					
9DVDDPLLPLL power supply-10FILT1PLL_ASRC filter connectG11DGNDPLLPLL GND-12FILT2PLL_ASRC filter connectG13ANATESTAnalog test mode select pinG14AVDDAD1Audio ADC power supply 1-15AGNDAD1Audio ADC GND 1-16AINLAnalog signal Lch input pinG17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 2-20AVDDAD2Audio ADC GND 1-21AGNDDA1Audio DAC GND 1-22AOUTR1Audio DAC CGND 2-24AVDDA1Audio DAC CGND 1-25AVDDA1Audio DAC Rch output pin 1G24AVDDDA1Audio DAC Rch power supply 2-25AVDDA2Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAL2Audio DAC Rch output pin 2G31AVDDDAL2Audio DAC Lch output pin 3G33AOUTR3Audio DAC Rch output pin 3G34AGNDAR3Audio DAC Rch output pin 3G35VREFDA3DAC reference voltage 3G36AGNDAL3Audio DAC Lch output pin 3G37AOUTR3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC L	7	I2CADR2	I ² C slave address select pin 2	В					
9DVDDPLLPLL power supply-10FILT1PLL_ASRC filter connectG11DGNDPLLPLL GND-12FILT2PLL_ASRC filter connectG13ANATESTAnalog test mode select pinG14AVDDAD1Audio ADC power supply 1-15AGNDAD1Audio ADC GND 1-16AINLAnalog signal Lch input pinG17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 2-20AVDDAD2Audio ADC GND 1-21AGNDDA1Audio DAC GND 1-22AOUTR1Audio DAC CGND 2-24AVDDA1Audio DAC CGND 1-25AVDDA1Audio DAC Rch output pin 1G24AVDDDA1Audio DAC Rch power supply 2-25AVDDA2Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAL2Audio DAC Rch output pin 2G31AVDDDAL2Audio DAC Lch output pin 3G33AOUTR3Audio DAC Rch output pin 3G34AGNDAR3Audio DAC Rch output pin 3G35VREFDA3DAC reference voltage 3G36AGNDAL3Audio DAC Lch output pin 3G37AOUTR3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC L	8	RESETB	"L" -> Reset condition	С					
terminal 111DGNDPLLPLL GND12FILT2PLL_ASRC filter connect terminal 213ANATESTAnalog test mode select pin 4 AVDDAD1G14AVDDAD1Audio ADC power supply 115AGNDAD1Audio ADC GND 116AINLAnalog signal Lch input pin ADC reference voltage pinG17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pin AGNDAD2G19AGNDAD2Audio ADC GND 220AVDDAD2Audio ADC GND 121AGNDDA1Audio DAC GND 122AOUTR1Audio DAC Rch output pin 1 GG23AOUTL1Audio DAC Rch output pin 1 GG24AVDDDA1Audio DAC Rch output pin 2 GG25AVDDDAR2Audio DAC Rch output pin 2 GG26AOUTR2Audio DAC Rch GND 228VREFDA2DAC reference voltage 2 AGNDDAL2G31AVDDDAL2Audio DAC Lch output pin 2 GG33AOUTR3Audio DAC Rch GND 3 Audio DAC Rch GND 333AOUTR3Audio DAC Rch GND 3 Audio DAC Rch GND 335VREFDA3DAC reference voltage 3 GG36AGNDDAL3Audio DAC Lch GND 3 Audio DAC Lch GND 337AOUTL3Audio DAC Lch GND 3 Audio DAC Lch GND 339ERRORSampling frequency input er				_					
11DGNDPLLPLL GND-12FILT2PLL_ASRC filter connectG13ANATESTAnalog test mode select pinG14AVDDAD1Audio ADC power supply 1-15AGNDAD1Audio ADC GND 1-16AINLAnalog signal Lch input pinG17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 2-20AVDDAD2Audio ADC GND 1-21AGNDAD1Audio DAC GND 1-22AOUTR1Audio DAC GND 1-23AOUTL1Audio DAC Rch output pin 1G24AVDDA1Audio DAC Rch output pin 1G25AVDDDA1Audio DAC Rch output pin 2G26AOUTR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Rch GND 2-30AOUTL2Audio DAC Rch output pin 2G31AVDDAL2Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch output pin 3G36AGNDDAL3Audio DAC Rch GND 3-37AOUTR3Audio DAC Rch GND 3-38AVDDDAL3Audio DAC Lch output pin 3G39ERRORSampling frequency input errorDpinSampling frequency input errorD	10	FILT1	_	G					
terminal 213ANATESTAnalog test mode select pinG14AVDDAD1Audio ADC power supply 1-15AGNDAD1Audio ADC GND 1-16AINLAnalog signal Lch input pinG17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 2-20AVDDAD2Audio ADC GND 1-21AGNDAD1Audio DAC GND 1-22AOUTR1Audio DAC GND 1-23AOUTL1Audio DAC Rch output pin 1G24AVDDDA1Audio DAC Rch output pin 1G25AVDDDA1Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 2-30AOUTL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch GND 2-31AVDDDAL2Audio DAC Rch power supply 2-33AOUTR3Audio DAC Rch output pin 2G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch output pin 3G39ERRORSampling frequency input errorDpinSampling frequency input errorD	11	DGNDPLL		-					
13ANATESTAnalog test mode select pinG14AVDDAD1Audio ADC power supply 1-15AGNDAD1Audio ADC GND 1-16AINLAnalog signal Lch input pinG17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 2-20AVDDAD2Audio ADC GND 1-21AGNDA1Audio DAC GND 1-22AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Rch output pin 1G24AVDDDA1Audio DAC Rch output pin 1G25AVDDDA1Audio DAC Rch output pin 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Rch power supply 2-31AVDDDAL2Audio DAC Rch GND 3-33AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch output pin 3G39ERRORSampling frequency input errorDpin </td <td>12</td> <td>FILT2</td> <td></td> <td>G</td>	12	FILT2		G					
14AVDDAD1Audio ADC power supply 1-15AGNDAD1Audio ADC GND 1-16AINLAnalog signal Lch input pinG17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 2-20AVDDAD2Audio ADC GND 1-21AGNDA1Audio DAC GND 1-22AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Rch output pin 1G24AVDDDA1Audio DAC Rch power supply 2-25AVDDDAR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch output pin 2G28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch GND 2-31AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch output pin 3G39ERRORSampling frequency input error pinD	13	ANATEST		G					
16AINLAnalog signal Lch input pinG17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 220AVDDAD2Audio ADC gower supply 221AGNDDA1Audio DAC GND 122AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Rch output pin 1G24AVDDDA1Audio DAC Rch power supply 125AVDDDAR2Audio DAC Rch power supply 226AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 230AOUTR2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Rch power supply 232AVDDDAR3Audio DAC Rch power supply 333AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch output pin 3G35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 337AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 339ERRORSampling frequency input error pinD				_					
17VREFADADC reference voltage pinG18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 220AVDDAD2Audio ADC GND 121AGNDA1Audio DAC GND 122AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Lch output pin 1G24AVDDDA1Audio DAC Rch power supply 225AVDDDAR2Audio DAC Rch power supply 126AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 228VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 230AOUTL2Audio DAC Rch power supply 331AVDDDAL2Audio DAC Rch power supply 333AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 335VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 337AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch output pin 3G39ERRORSampling frequency input error pinD	15	AGNDAD1							
18AINRAnalog signal Rch input pinG19AGNDAD2Audio ADC GND 220AVDDAD2Audio ADC GND 121AGNDDA1Audio DAC GND 122AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Lch output pin 1G24AVDDDA1Audio DAC Rch power supply 125AVDDDAR2Audio DAC Rch power supply 226AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 228VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch output pin 2G30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Rch power supply 232AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	16	AINL	Analog signal Lch input pin						
19AGNDAD2Audio ADC GND 220AVDDAD2Audio ADC power supply 221AGNDDA1Audio DAC GND 122AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Lch output pin 1G24AVDDDA1Audio DAC Rch power supply 125AVDDDAR2Audio DAC Rch power supply 226AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 228VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 230AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Rch power supply 332AVDDDAR3Audio DAC Rch power supply 333AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 335VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 337AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 339ERRORSampling frequency input error pinD	17	VREFAD	ADC reference voltage pin	G					
20AVDDAD2Audio ADC power supply 2-21AGNDDA1Audio DAC GND 1-22AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Lch output pin 1G24AVDDDA1Audio DAC power supply 1-25AVDDDAR2Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Rch power supply 3-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch GND 3-34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch output pin 3G39ERRORSampling frequency input error pinD	18	AINR		G					
21AGNDDA1Audio DAC GND 1-22AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Lch output pin 1G24AVDDDA1Audio DAC power supply 1-25AVDDDAR2Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Rch power supply 3-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch GND 3-34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	19	AGNDAD2	Audio ADC GND 2	_					
22AOUTR1Audio DAC Rch output pin 1G23AOUTL1Audio DAC Lch output pin 1G24AVDDDA1Audio DAC power supply 1-25AVDDDAR2Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Rch power supply 2-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	20	AVDDAD2		—					
23AOUTL1Audio DAC Lch output pin 1G24AVDDDA1Audio DAC power supply 1-25AVDDDAR2Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch power supply 2-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	21	AGNDDA1	Audio DAC GND 1	_					
24AVDDDA1Audio DAC power supply 1-25AVDDDAR2Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch power supply 2-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	22	AOUTR1	Audio DAC Rch output pin 1	G					
25AVDDDAR2Audio DAC Rch power supply 2-26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch power supply 2-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	23	AOUTL1		G					
26AOUTR2Audio DAC Rch output pin 2G27AGNDDAR2Audio DAC Rch GND 228VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 230AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch power supply 232AVDDDAR3Audio DAC Rch power supply 333AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 335VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 337AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 339ERRORSampling frequency input error pinD	24	AVDDDA1	Audio DAC power supply 1	_					
27AGNDDAR2Audio DAC Rch GND 2-28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch power supply 2-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	25	AVDDDAR2	Audio DAC Rch power supply 2	—					
28VREFDA2DAC reference voltage 2G29AGNDDAL2Audio DAC Lch GND 230AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch power supply 232AVDDDAR3Audio DAC Rch power supply 333AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 335VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 337AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 339ERRORSampling frequency input error pinD	26			G					
29AGNDDAL2Audio DAC Lch GND 2-30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch power supply 2-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin 3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	27	AGNDDAR2	Audio DAC Rch GND 2	—					
30AOUTL2Audio DAC Lch output pin 2G31AVDDDAL2Audio DAC Lch power supply 2-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	28	VREFDA2	DAC reference voltage 2	G					
31AVDDDAL2Audio DAC Lch power supply 2-32AVDDDAR3Audio DAC Rch power supply 3-33AOUTR3Audio DAC Rch output pin3G34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD		AGNDDAL2	Audio DAC Lch GND 2	_					
32AVDDDAR3Audio DAC Rch power supply 333AOUTR3Audio DAC Rch output pin3G34AGNDDAR3Audio DAC Rch GND 335VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 337AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 339ERRORSampling frequency input error pinD	30			G					
33AOUTR3Audio DAC Rch output pin3G34AGNDDAR3Audio DAC Rch GND 335VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 337AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 339ERRORSampling frequency input error pinD	31	AVDDDAL2		—					
34AGNDDAR3Audio DAC Rch GND 3-35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	32	AVDDDAR3	Audio DAC Rch power supply 3	—					
35VREFDA3DAC reference voltage 3G36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD	33	AOUTR3	Audio DAC Rch output pin3	G					
36AGNDDAL3Audio DAC Lch GND 3-37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD				-					
37AOUTL3Audio DAC Lch output pin 3G38AVDDDAL3Audio DAC Lch power supply 3-39ERRORSampling frequency input error pinD				G					
38 AVDDDAL3 Audio DAC Lch power supply 3 - 39 ERROR Sampling frequency input error D pin D				_					
39 ERROR Sampling frequency input error D pin				G					
pin	38			—					
40 DVDDIO3 Digital I/O power supply 3 -	39	ERROR	pin	D					
5 ····································	40	DVDDIO3	Digital I/O power supply 3	_					

			Туре			
No.						
41	DGNDIO3	Digital I/O GND 3	-			
42	DATAOC	I ² S audio data output C	D			
43	BCKOC	I ² S audio bit transfer clock output C	D			
44	LRCKOC	I ² S audio LR sampling clock output C	D			
45	DATAOB	I ² S audio data output B	D			
46	BCKOB	I ² S audio bit transfer clock output	D			
		В	6			
47	LRCKOB	output B	D			
48	DATAOA	I ² S audio data output A	D			
49	BCKOA	I ² S audio bit transfer clock output A	D			
50	DVDDCOR2	Connects with REG15 Pin	-			
51	LRCKOA	I ² S audio LR sampling clock output A	D			
52	DATAI1	I ² S audio data input 1	Е			
53	BCKI1	I ² S audio bit transfer clock input 1	Е			
54	LRCKI1	I ² S audio LR sampling clock input	E			
		1				
55	DATAI2	I ² S audio data input 2	E			
56	BCKI2	I ² S audio bit transfer clock input 2	E			
57	LRCKI2	I ² S audio LR sampling clock input 2	Е			
58	DATAI3	I ² S audio data input 3	Е			
59	DGNDIO1	Digital I/O GND1	—			
60	XI	X'tal connecting (input) terminal	F			
61	XO	X'tal connecting terminal	F			
62	DVDDIO1	Digital I/O power supply 1	_			
63	BCKI3	I ² S audio bit transfer clock input 3	Е			
64	LRCKI3	I ² S audio LR sampling clock input 3	Е			
65	DATAI4	I ² S audio data input 4	Е			
66	BCKI4	I ² S audio bit transfer clock input 4	Е			
67	LRCKI4	I ² S audio LR sampling clock input	Е			
68	AMCLKI1	 I ² S synchronous clock input 1	Е			
69	AMCLKI2	I ² S synchronous clock input 2	E			
70	DVDDCOR1	Connects with REG15 Pin	_			
71	REG15	Built in regulator voltage output	G			
72	DVDDREG	Power supply for built in regulator	_			
73	LDOPOFF	Power off signal input for	G			
74	DGNDREG	regulator GND for built in regulator	_			
75	AMCLKI3	I ² S synchronous clock input 3	Е			
76	AMCLKI4S	I ² S synchronous clock Input 4 or S/PDIF output	Е			
77	AMCLKOA	I ² S synchronous clock output A	D			
78	AMCLKOB	I ² S synchronous clock output B	D			
79	AMCLKOC	I ² S synchronous clock output C	D			
80	DVDDIO2	Digital I/O power supply 2	_			

• Pin Equivalent Circuit Diagrams



1. Command Interface

BU9406KS2 uses the I²C bus format for the command interface with the host CPU. With BU9406KS2, in addition to write mode, read mode read-out is possible with many registers. BU9406KS2 assigns a 1-byte select address in addition to the slave address and performs write-in and read-out. The I²C bus slave mode format is as follows:

	MSB LSB		3	MSB	LSB		MSB LSE		3		
S	Slave Address		А	Select Address		А	Data		Α	Ρ	

S: Start Condition								
Slave Address:	Adds either a read mode (H") or write mode (L") bit to the slave address (7bit) configured by							
	I2CADR1 and I2CADR2, sending a total of 8 bits of data. (MSB first)							
A: Acknowledge An acknowledge	owledge bit is added on to each bit of data transmitted.							
	When data transmission is being done correctly, "L" is transmitted.							
	"H" transmission means there was no acknowledge.							
Select Address:	BU9406KS2 uses a 1-byte select address. (MSB first)							
Data:	Data byte, transmitted data (MSB first)							
P:	Stop condition							
1 1								



1-1. Data Write-In

S	Slave A	ddress	A	Select	Address	;	Α	Data			A P				
							:	Master to	Slave	e [: Sla	ave t	to Master		
MSB	Slave Address Configuration for BU9406KS2														
	1			-	_					Pin Conf	figuration		Write Mode		
A	6 A5	A4	A3	A2	A1	A0	R/V	V	I2C	ADR2	I2CADR	1	Slave Addres	s	
1	0	0	0	0	0	0	0			0	0		80h		1
										0	1		82h		
										1	0		84h		
										1	1		86h		
S	Slave A	ddress	А	Select Add	dress	Α	Data		Α	Data		А	Data	Α	Ρ

	S	Slave Address	А	Select Address	А	Data	А	Data		А	Data	А	Ρ
((Ex.)	80h		20h		00h		00h	า		00h		
					: Master to Slave		;		: Sla	ave to Master			

Write-in Procedure

Step	Clock	Master	Slave(BU9406KS2)	Note
1		Start Condition		
2	7	Slave Address		
3	1	R/W (0)		&h80 (&h82, &h84, &h86)
4	1		Acknowledge	
5	8	Select Address		Write-in target register: 8bit
6	1		Acknowledge	
7	8	Data		8bit write-in data
8	1		Acknowledge	
9		Stop Condition		

•When transmitting continuous data, the auto-increment function moves the select address up by one. Repeat steps 7 and 8.

1-2. Data Read-out

During read-out, the corresponding read-out address is first written into the &hD0 address register (&h20h in the example). In the following stream, the data is read out after the slave address. Do not return an acknowledge after completing the reception.

S	Slav	e Address	А	Request Address	А	Select Address	Α	Ρ
(ex	(.)	80h		D0h		20h		

S	Slave Address	А	Data 1	А	Data 2		۹ 🗌		Α	Data N	Ā	Р
(ex) 81h		**h		**	า				**h		
	: Master to Sla	ave,		: Slave to	Master,	A: With acl	nowledge	e, Ā: With	out a	acknowledge		

Read-out Procedure

Step	Clock	Master	Slave(BU9406KS2)	Note
1		Start Condition		
2	7	Slave Address		
3	1	R/W (0)		&h80 (&h82, &h84, &h86)
4	1		Acknowledge	
5	8	Request Address		I ² C read-out address &hD0
6	1		Acknowledge	
7	8	Select Address		Read-out target register: 8bit
8	1		Acknowledge	
9	1	Stop Condition		
10	1	Start Condition		
11	7	Slave Address		2601 (2602 2605 2607)
12	1	R/W (1)		&h81 (&h82, &h85, &h87)
13	1		Acknowledge	
14	8		Data	8bit read-out data
15	1	Acknowledge		
16		Stop Condition		

•When transmitting continuous data, the auto-increment function moves up the select address by one. Repeat steps 14 and 15.

1-3. Control Signal Specifications

 $\rm O$ $\,$ Electrical Characteristics and Timing for Bus Line and I/O Stage $\,$



Fig.1-1: Timing Chart

	Devenuetore	Querrahad	High-Spe	ed Mode	Linit
	Parameters	Symbol	Min.	Max.	Unit
1	SCL clock frequency	fSCL	0	400	kHz
2	Bus free time between "stop" condition and "start" condition	^t BUF	1.3	_	μS
3	Hold time (re-transmit) "start" condition. After this period, the first clock pulse is generated.	^t HD;STA	0.6	_	μS
4	SCL clock LOW state hold time	^t LOW	1.3	_	μS
5	SCL clock HIGH state hold time	^t HIGH	0.6	_	μS
6	Re-transmit set-up time of "start" condition	^t SU;STA	0.6	_	μS
7	Data hold time	^t HD;DAT	0 ¹⁾	_	μS
8	Data setup time	^t SU;DAT	100	_	ns
9	SDA and SCL signal stand-up time	^t R	20+Cb	300	ns
10	SDA and SCL signal stand-down time	^t F	20+Cb	300	ns
11	Set-up time for "stop" condition	^t SU;STO	0.6	_	μS
12	Each bus line's capacitive load	Cb	_	400	pF

The values above correspond with $V_{\text{IH}\,\text{min}}$ and $V_{\text{IL}\,\text{max}}$ levels.

1) Because the transmission device exceeds the undefined domain of the SCL fall edge, it is necessary to internally provide a minimum 300ns

hold time for the SDA signal (of VIH min of SCL signal).

The characteristics above are logical values for design; guarantees in the form of delivery inspections are not offered. In the event of a problem, comprehensive consultation and support will be provided.

2. Data and Clock Switching

Below is the in/output system diagram for BU9406KS2.



BU9406KS2 has a 4-line digital stereo input, 1-line analog stereo input, 4-line digital stereo output and 3-line analog stereo output.

The digital data input to the DSP computing section is first changed to fs=48kHz data at the ASRC (asynchronous sampling rate converter).

DSP computing section output is changed to either I²S format digital output, S/PDIF format digital serial output or analog output.

2-1. ASRC Input Selection (SEL1)

Default = 0

Select Address	Value	Operation Description
&h03 [5 : 4]	0	Inputs analog signals converted to digital data
	1	Inputs via S-P conversion 1 (refer to &h05[5:4])
	2	Inputs via S-P conversion 2 (refer to &h05[1:0])

S-P conversions 1 and 2 convert I²C format serial data to 24bit parallel data.

2-2. DF1 Input Selection (SEL1, SEL2, SEL3)

Select Address	Value	Operation Description
&h03 [2 : 0]	0	Inputs analog signals converted to digital data
	1	Inputs via S-P conversion 1 (refer to &h05[5:4])
	2	Inputs via S-P conversion 2 (refer to &h05[1:0])
	3	Inputs data before DSP processing
	4	Inputs data after DSP processing

2-3. DF2 Input Selection (SEL1, SEL2, SEL4)

Default = 0

Select Address	Value	Operation Description
&h04 [6 : 4]	0	Inputs analog signals converted to digital data
	1	Inputs via S-P conversion 1 (refer to &h05[5:4])
	2	Inputs via S-P conversion 2 (refer to &h05[1:0])
	3	Inputs data before DSP processing
	4	Inputs data after DSP processing

2-4. DF3 Input Selection (SEL1, SEL2, SEL5)

Default = 0

Select Address	Value	Operation Description
&h04 [2 : 0]	0	Inputs analog signals converted to digital data
	1	Inputs via S-P conversion 1 (refer to &h05[5:4])
	2	Inputs via S-P conversion 2 (refer to &h05[1:0])
	3	Inputs data before DSP processing
	4	Inputs data after DSP processing

2-5. S-P Conversion 1 Input Selection (SEL6)

Default = 0

Select Address	Value	Operation Description
&h05 [5 : 4]	0	Inputs data from I2S_IN1
	1	Inputs data from I2S_IN2
	2	Inputs data from I2S_IN3
	3	Inputs data from I2S_IN4

2-6. S-P Conversion 2 Input Selection (SEL6)

Default = 0

Select Address	Value	Operation Description
&h05 [1 : 0]	0	Inputs data from I2S_IN1
	1	Inputs data from I2S_IN2
	2	Inputs data from I2S_IN3
	3	Inputs data from I2S_IN4

2-7. Clock Output Selection (SEL&) to AMCLKOA Pin

Select Address	Value	Operation Description
&h06 [6 : 4]	0	Outputs Hi-z
	1	Outputs 256fs (12.288MHz) clock used in DSP
	2	Outputs clock from AMCLK_IN1
	3	Outputs clock from AMCLK_IN2
	4	Outputs clock from AMCLK_IN3
	5	Outputs clock from AMCLK_IN4

2-8. Clock Output Selection to AMCLKOB Pin (SEL7)

Default = 0

Select Address	Value	Operation Description
&h06 [2 : 0]	0	Outputs Hi-z
	1	Outputs 256fs (12.288MHz) clock used in DSP
	2	Outputs clock from AMCLK_IN1
	3	Outputs clock from AMCLK_IN2
	4	Outputs clock from AMCLK_IN3
	5	Outputs clock from AMCLK_IN4

2-9. Clock Output Selection to AMCLKOC Pin (SEL8)

Default = 0

Select Address	Value	Operation Description
&h07 [5 : 4]	0	Outputs 256fs (12.288MHz) clock used in DSP
	1	Outputs 256fs clock extracted by S-P conversion 1 PLL1
	2	Outputs 256fs clock extracted by S-P conversion 2 PLL2

2-10. Output Selection to DATAOA Pin (SEL6, SEL9)

Default = 0

Select Address	Value	Operation Description
&h08 [6 : 4]	0	Outputs data from I2S_IN1
	1	Outputs data from I2S_IN2
	2	Outputs data from I2S_IN3
	3	Outputs data from I2S_IN4
	4	Outputs data from P-S conversion 1 (refer to &h09[7])

P-S conversion 1 converts 24bit parallel data to I^2C format serial data.

2-11. Output Selection to DATAOB Pin (SEL6, SEL9)

Default = 0

Select Address	Value	Operation Description
&h08 [2 : 0]	0	Outputs data from I2S_IN1
	1	Outputs data from I2S_IN2
	2	Outputs data from I2S_IN3
	3	Outputs data from I2S_IN4
	4	Outputs data from P-S conversion 1 (refer to &h09[7])

2-12. Output Selection to DATAOC Pin (SEL2)

Select Address	Value	Operation Description
&h09 [4]	0	Inputs data before DSP processing
	1	Outputs data after DSP processing

2-13. Input Selection to P-S Conversion 1 (SEL10)

Default = 0

Select Address	Value	Operation Description
&h09 [7]	0	Outputs data from AD conversion
	1	Outputs data after conversion to fs=48kHz at ASRC

2-15. Output Selection When Configuring AMCLK4S Pin to S/PDIF Output (SEL2, SEL6, SEL11)

Default = 0

Select Address	Value	Operation Description
&h09 [2 : 0]	0	Inputs data before DSP processing
	1	Outputs data after DSP processing
	2	Outputs data from I2S_IN1 (Only output data in S/PDIF format)
	3	Outputs data from I2S_IN2 (Only output data in S/PDIF format)
	4	Outputs data from I2S_IN3 (Only output data in S/PDIF format)
	5	Outputs data from I2S_IN4 (Only output data in S/PDIF format)

2-16. AMCLK4S Pin In/Output Switching (SEL2)

Default = 0

Select Address	Value	Operation Description
&h09 [3]	0	Clock input
	1	S/PDIF data output (refer to &h11, &h12 and &h13)

There are three types of system clocks used by the DSP or DF+DAC sections of BU9406KS2. One is the 24.576MHz (512fs) system clock from the XI pin, and the other two are 512fs clocks generated by PLL1 and PLL2 from the input clocks BCKI1~3.

2-17. System Clock Selection of ASRC Input Section (used for up-sampling) (Dotted line ①)

Default = 0

Select Address	Value	Operation Description
&h0A [7 : 6]	0	24.576MHz (512fs) system clock from XI pin
	1	512fs clock extracted from S-P conversion 1 PLL1
	2	512fs clock extracted from S-P conversion 2 PLL2

2-18. System Clock Selection for ASRC Output Section (used for down-sampling), P-S Conversion 2 and S/PDIF Output (Dotted line ③)

Default = 0

Select Address	Value	Operation Description
&h0A [1 : 0]	0	24.576MHz (512fs) system clock from XI pin
	1	512fs clock extracted from S-P conversion 1 PLL1
	2	512fs clock extracted from S-P conversion 2 PLL2

2-19. System Clock Selection for P-S Conversion 1 (Dotted line 2)

Select Address	Value	Operation Description
&h0A [5 : 4]	0	24.576MHz (512fs) system clock from XI pin
	1	512fs clock extracted from S-P conversion 1 PLL1
	2	512fs clock extracted from S-P conversion 2 PLL2

2-20. System Clock Selection of DF1 and $\Delta\Sigma DAC 1$ (Dotted line ④)

Default = 0

Select Address	Value	Operation Description
&h0B[7 : 6]	0	24.576MHz (512fs) system clock from XI pin
	1	512fs clock extracted from S-P conversion 1 PLL1
	2	512fs clock extracted from S-P conversion 2 PLL2

2-21. System Clock Selection of DF2 and $\Delta\Sigma DAC2$ (Dotted line (5))

Default = 0

Select Address	Value	Operation Description
&h0B[5 : 4]	0	24.576MHz (512fs) system clock from XI pin
	1	512fs clock extracted from S-P conversion 1 PLL1
	2	512fs clock extracted from S-P conversion 2 PLL2

2-22. System Clock Selection of DF3 and 16bit DAC (Dotted line (6))

Select Address	Value	Operation Description
&h0B[3 : 2]	0	24.576MHz (512fs) system clock from XI pin
	1	512fs clock extracted from S-P conversion 1 PLL1
	2	512fs clock extracted from S-P conversion 2 PLL2

3. S-P Conversion 1 and S-P Conversion 2

BU9406KS2 has two built-in serial-parallel conversion circuits. (S-P Conversion 1 and S-P Conversion 2) S-P conversions 1 and 2 are blocks which receive 3-line serial input audio data from pins and convert it to parallel data. Input from DATAI1, BCKI1 and LRCKI1 (pins 52,53 and 54), DATAI2, BCKI2 and LRCKI2 (pins 55, 56, and 57), DATAI3, BCKI3 and LRCKI3 (pins 58, 63 and 64), and DATAI4, BCKI4 and LRCKI4 (pins 65, 66 and 67) are selected. The three input formats are IIS, left-justified and right-justified. The bit clock frequency may be selected from either 64fs or 48fs, but when 48fs is selected, the input format is always right-justified. 16bit, 20bit and 24bit output may be selected for each format.

Below are the timing charts for each transfer format.



3-1. Input Selection for S-P Conversions 1 and 2

Default = 0

Select Address	Value	Operation Description
S-P Conversion 1 &h05[5:4]	0	Input data from I2S_IN1
S-P Conversion 2 &h05[1:0]	1	Input data from I2S_IN2
	2	Input data from I2S_IN3
	3	Input data from I2S_IN4

3-2. Bit Clock Frequency Configuration for 3-line Serial Input

Default = 0

Select Address	Value	Operation Description
S-P Conversion 1 &h0C [4]	0	64fs format
S-P Conversion 2 &h0D [4]	1	48fs format

3-3. Format Configuration for 3-line Serial Input

Default = 0

Select Address	Value	Operation Description
S-P Conversion 1 &h0C[3:2]	0	IIS format
S-P Conversion 2 &h0D[3:2]	1	Left-justified format
	2	Right-justified format

3-4. Data Bit Width Configuration for 3-line Serial Input

Select Address	Value	Operation Description
S-P Conversion 1 &h0C[1:0]	0	16 bit
S-P Conversion 2 &h0D[1:0]	1	20 bit
	2	24 bit

4. Digital Sound Processing (DSP)

BU9406KS2's digital sound processing (DSP) section is constructed with specific hardware optimal for FPD TVs. BU9406KS2 uses this special DSP to perform the following processes:

Pre-scaler, Channel Mixer, Pseudo-Stereo, Surround, P²Bass, P²Treble, Parametric Equalizer,

EVR & Balance, Compression, Post-scaler, Clipper

4-1. Overview and Signal Flow of DSP Section

Word length:	28 bit (DATA RAM)
Machine Cycle:	40.7ns (512fs, fs=48kHz)
Multiplier:	$28 \times 24 \rightarrow 52$ bit
Adder:	$28+28 \rightarrow 28$ bit
Data RAM:	256×28 bit
Coefficient RAM:	128×24 bit
Sampling Frequency:fs=48kH	Z
Master Clock:	512fs (24.576MHz, fs=48kHz)



16bit and 24bit digital signals are input to the DSP, but there is an overflow margin of +4bit (+24dB) on the top side.

For processes that exceed this range, there is a clipping process within the DSP.



4-2. Pre-Scaler

When the digital signals are input to the sound DSP the level may be full-scale input, causing overflow from surround or equalizer treatment, so the pre-scaler adjusts the input gain.

Analog signals are changed to digital values with the A/D converter, and the gain can be adjusted with the pre-scaler even when the input level is low.

The adjustment range can be configured in 2dB increments from +16dB to -44dB.

Select Address	Operation Description							
&h20 [4 : 0]	Command Value	Gain	Command Value	Gain	Command Value	Gain	Command Value	Gain
	00	0dB	08	-16dB	10	-32dB	18	+16dB
	01	-2dB	09	-18dB	11	-34dB	19	+14dB
	02	-4dB	0A	-20dB	12	-36dB	1A	+12dB
	03	-6dB	0B	-22dB	13	-38dB	1B	+10dB
	04	-8dB	0C	-24dB	14	-40dB	1C	+8dB
	05	-10dB	0D	-26dB	15	-42dB	1D	+6dB
	06	-12dB	0E	-28dB	16	-44dB	1E	+4dB
	07	-14dB	0F	-30dB	17	-∞	1F	+2dB

4-3. Channel Mixer

Performs the mixing configuration of the left and right channel sounds of digital signals input to the sound DSP. Stereo signals can be changed to monaural here.

Mixes DSP Lch input data.

Default = 0

Select Address	Value	Operation Description
&h2A [7 : 6]	0	Inputs Lch data
	1	Inputs (Lch+Rch)/2 data
	2	Inputs (Lch+Rch)/2 data
	3	Inputs Rch data

Mixes DSP Rch input data.

Default = 0

Select Address	Value	Operation Description
&h2A [5 : 4]	0	Inputs Rch data
	1	Inputs (Lch+Rch)/2 data
	2	Inputs (Lch+Rch)/2 data
	3	Inputs Lch data

4-4. Pseudo-Stereo 2

Recreates stereo feel in monaural sound through signal treatment.

The quality of this pseudo-stereo treatment is higher than that of the pseudo-stereo of "5-5 Surround and Pseudo-Stereo 1".

Selection of Pseudo-Stereo 2 Filter Effect

Default = 0

Select Address	Value	Operation Description
&h71 [1 : 0]	0	Pseudo-stereo OFF
	1	Effect configured to "weak"
	2	Effect configured to "strong"

Sound is further enhanced when used together with surround (&h70[7]=1).



4-5. Surround (Matrix Surround 3D) and Pseudo-Stereo 1

Actualizes surround sound with a vast sweet spot, which allows longer viewing with less fatigue.

Recreates natural mid- and high-range sound, actualizing sound field that does not take away from the stability of the vocal. Using the loop function simulates extra steps of the phase shifter.



Turning Surround Function ON/OFF

Default = 0

Select Address	Value	Operation Description
&h70 [7]	0	Turns surround effect OFF
	1	Turns surround effect ON

Turning Pseudo-Stereo Function 1 ON/OFF (Different function from 5-4 pseudo-stereo 2)

Default = 0

Select Address	Value	Operation Description
&h70 [6]	0	Turns pseudo-stereo effect OFF
	1	Turns pseudo-stereo effect ON

Loop Usage Configuration

Default = 0

Select Address	Value	Operation Description
&h70 [5]	0	Loop OFF
	1	Loop ON

Delay Length Configuration in Loop use

Select Address	Value	Operation Description
&h71 [7 : 6]	0	1 sample
	1	64 samples
	2	128 samples
	3	255 samples

Surround Gain Configuration

Default = 0

Select Address	Operation Description			
&h70 [3 : 0]	Command Value	Gain	Command Value	Gain
	0	0dB	8	-8dB
	1	-1dB	9	-9dB
	2	-2dB	А	-10dB
	3	-3dB	В	-11dB
	4	-4dB	С	-12dB
	5	-5dB	D	-13dB
	6	-6dB	E	-14dB
	7	-7dB	F	-15dB

Simultaneous use of surround (Matrix Surround 3D) and pseudo-stereo 1 will not produce optimal results.

4-6. P²Bass (Perfect Pure Bass: Deep Bass Equalizer)

The deep bass equalizer recreates dynamic bass and realistic sound, even with FPD TVs which have limited speaker enclosure.

It actualizes clear, heavy bass with low distortion. Rich and natural bass is obtained, and the vocal range is not affected even when with bass boost.



Turning P²Bass Function ON/OFF

Default = 0

Select Address	Value	Operation Description
&h72 [7]	0	P ² Bass function OFF
	1	P ² Bass function ON

P²Bass HPF Cut-off Frequency Configuration

Default = 0

Select Address	Value	Operation Description
&h72 [3 : 2]	0	60Hz
	1	80Hz
	2	100Hz
	3	120Hz

P²Bass LPF Cut-off Frequency Configuration

Default = 0

Select Address	Value	Operation Description
&h72 [1 : 0]	0	120Hz
	1	160Hz
	2	200Hz
	3	240Hz

P²Bass Deep Bass Gain Configuration

Select Address	Operation Description			
&h73 [6 : 4]	Command Value	Gain	Command Value	Gain
	0	+6dB	4	+10dB
	1	+7dB	5	+11dB
	2	+8dB	6	+12dB
	3	+9dB	7	+13dB

4-7. P²Treble (Perfect Pure Treble: Mid-/High-range equalizer)

Actualizes clear, crisp and extensive sound.

With sets which have speakers placed near the bottom, the effect will allow the sound to feel "lifted".

Turning P²Treble Function ON/OFF

Default = 0

Select Address	Value	Operation Description
&h72 [6]	0	SAS function OFF
	1	SAS function ON

P²Treble Mid-/High-Range Gain Configuration

Default = 0

Select Address	(Operation D	Description	
&h73 [3 : 0]	Command Value	Gain	Command Value	Gain
	0	+1dB	8	+9dB
	1	+2dB	9	+10dB
	2	+3dB	Α	+11dB
	3	+4dB	В	+12dB
	4	+5dB	С	+13dB
	5	+6dB	D	+14dB
	6	+7dB	E	+15dB
	7	+8dB	E	+120B

4-8. Parametric Equalizer

BU9406KS2 has a 2-channel, 12-band parametric equalizer. This is used either to control bass and treble or as an equalizer to improve the frequency characteristics of speakers.

Data Width:

Coefficient:: 24 bit (-4~+4)

28 bit

The first 5 bands configure common coefficients for both Lch and Rch. They are used chiefly to control tone.

The latter 7 bands are used as independent parametric equalizers for Lch and Rch.

There is a built-in soft transition function to change the audio characteristics while sound is being played back. The configuration diagrams of Lch and Rch parametric equalizers are on the following page.

Collective Load of Coefficients to Coefficient RAM

Default = 0

Select Address	Value	Operation Description
&h40 [7]	0	Load stop
	1	Load start

Monitor for State of Parametric Equalizer (for read-out)

Select Address	Definition	State
&h46 [7]	BUSY signal monitor during coefficient transition	Displays "H" during transition
&h46 [6]	BUSY monitor during coefficient load	Displays "H" during load

Time Configuration for Soft Transition Completion

Select Address	Value	Operation Description
&h45 [5 : 4]	0	21.3ms (1024fs)
	1	42.6ms (2048fs)
	2	10.6ms (512fs)
	3	5.3ms (256fs)



*Coefficient Numbers and Filter Numbers are hexadecimal



*Coefficient Number and Filter Numbers are hexadecimal

4-8-1. Parametric EQ Coefficient Configuration Method

1) Set &h40[7] to "L".

- 2 Configure the address (7bits) of the coefficient number to be converted at &h41[6:0].
- Configure the data (24bits) at &h42[7:0], &h43[7:0] and &h44[7:0].
- ③ Set &h40[7] to "H". Data can be collectively written into the coefficient RAM of the appointed coefficient numbers.
- ④ The write-in to the coefficient RAM completes when &h46[6] is read out and confirmed to be "L", or after a 20µs wait. Afterwards, set &h40[7] to "L".
- (5) With coefficients, h7FFFFF (maximum value) refers to +4-1LSB and h800000 (minimum value) refers to -4. In addition, h200000 refers to +1, h00000 refers to 0, and hE00000 refers to -1.

4-8-2. Soft Transition Usage Method During Coefficient Switching of Parametric EQ

① Configure the transition time at &h45[5:4].

- ② New coefficients are set to the transition filters of two channels. To transit the first 5 bands (same coefficients for both channels), the same coefficients must be set to the transition filters of both channels.
- ③ Set the filter number to transit at &h45[3:0]. Transition begins.
- ④ seni_busy (signal read out at &h46[7]) becomes "H", and turns to "L" when transition is complete.
- (5) 0 must be set to &h45[3:0] when transition is complete, finishing the soft transition operation.

4-9. EVR (Electrical Volume) and Balance

The volume can be selected in 0.5dB increments from +24dB to -103dB.

Soft transition is performed when volume is changed. It takes approximately 21ms to go from 0dB to mute.

The balance can be decreased in 1dB increments from the volume configuration value. Soft transition is performed at switch.

Volume Configuration

Default = 00h

Select Address	Operation Description		
&h24 [7 : 0]	Command Value	Gain	
	00	+24dB	
	01	+23.5dB	
	E	:	
	30	0dB	
	31	-0.5dB	
	32	-1dB	
	E	:	
	FE	-103dB	
	FF	-00	

L/R Balance Configuration

Default = 80h

Select Address	Operation Description					
&h25 [7 : 0]	Balance Config	uration				
	Command Value	Lch	Rch			
	00	0dB	-∞			
	01	0dB	-126dB			
		:	:			
	7E	0dB	-1dB			
	7F	0dB	0dB			
	80	0dB	0dB			
	81	-1dB	0dB			
		:	:			
	FE	-126dB	0dB			
	FF	-∞	0dB			

4-10. Compression

This function automatically adjusts the volume when sound suddenly increases, such as with explosion sounds in TV commercials or movies, in order to prevent shocking the listener.



&h21[7] should be set to "H" when the compression function is used.

Default = 0

Select Address	Value	Operation Description	
&h21 [7]	0	Compression function OFF	
	1	Compression function ON	

AGC_MAX is the input level configuration for turning compression ON. It is configured at h21[6:4]. Default = 0

Select Address	Operation Description				
&h26 [6 : 4]	Command Value	Gain	Command Value	Gain	
	0	0dB	4	-12dB	
	1	-3dB	5	-18dB	
	2	-6dB	6	-24dB	
	3	-9dB	7	-30dB	

When the time and input level configured at AGCONTIME exceeds AGC_MAX, compression is turned ON. AGCONTIME is configured at &h22[6:4].

Select Address	Operation Description					
&h22 [6 : 4]	Command Val	ie Time	Command Value	Time		
	0	0.5ms	4	3ms		
	1	1ms	5	4ms		
	2	1.5ms	6	5ms		
	3	2ms	7	6ms		

A_RATE is the configuration for the speed of volume decrease. It is configured at &h23[6:4].

Default = 0

Select Address	Operation Description					
&h23 [6 : 4]	Command Val	ie a_rate Time	Command Value	a_rate Time		
	0	1ms	4	5ms		
	1	2ms	5	10ms		
	2	3ms	6	20ms		
	3	4ms	7	40ms		

AGC_MIN is the configuration for level output when compression is turned ON. It is configured at &h21[2:0].

Default = 0

Select Address	Operation Description					
&h21 [2 : 0]	Command Value	Gain	Command Value	Gain		
	0	0dB	4	-12dB		
	1	-3dB	5	-18dB		
	2	-6dB	6	-24dB		
	3	-9dB	7	-30dB		

When the time and output level configured at AGCOFFTIME goes under AGC_MIN, compression turns OFF. AGCOFFTIME is configured at &h22[2:0].

Default = 0

Select Address	Operation Description				
&h22 [2 : 0]	Command Value	Time	Command Value	Time	
	0	50ms	4	300ms	
	1	100ms	5	400ms	
	2	150ms	6	500ms	
	3	200ms	7	600ms	

R_RATE is the configuration of the speed of volume increase. It is configured at &h23[3:0].

Default = 0h

Select Address	Operation Description					
&h23 [3 : 0]	Command Value	r_rate Time	Command Value	r_rate Time		
	0	0.25s	8	3s		
	1	0.5s	9	4s		
	2	0.75s	A	5s		
	3	1s	В	6s		
	4	1.25s	С	7s		
	5	1.5s	D	8s		
	6	2s	E	9s		
	7	2.5s	F	10s		

4-11. Post-Scaler

When outputting 28bit-wide data computed by the DSP, the first 4 bits that were added on at input as overflow margin are removed before the output; however, if the post-scaler is used when the DSP performs a variety of calculations and adjusts the level for output, the level adjustments are made simpler.

27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Expansion bit Output Data [23:0]	 ✓ Normal
Output Data [23:0]	
Output Data [23:0]	Select by command
Output Data [23:0]	Select by command
Output Data [23:0]	

Default = 0

Select Address	Value	Operation Description
&h26 [2 : 0]	0	0dB (removes top 4 bits added on at input)
	1	-6dB
	2	-12dB
	3	-18dB
	4	-24dB

4-12. Clipper

The rated output (actual maximum output) of a TV is measured when the combined distortion (THD+N) is at 10%. The clipper function allows the user to clip the output amplitude freely, for example to get a rated output of 10W or 5W using an amplifier with 15W output.



Set &h27[7] to "H" when using the clipper function.

Default = 0

Select Address	Value	Operation Description
&h27 [7]	0	Clipper function OFF
	1	Clipper function ON

The clip level is configured at the upper 8 bits &h28[7:0] and lower 8 bits &h29[7:0]. Decreasing the configured value decreases the clip level.

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	■Maximum Positive Value
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	 Minimum Negative Value
0				clip	o_le	vel	[15	5:0]									0	0	0	0	0	0	0	 Positive Clip Level
1				čli	p_le	eve	I[1	5:0]								1	1	1	1	1	1	1	 Negative Clip Level

Negative clip level configures the opposite data of positive clip level.

(Note) The clipper function must be used when DSP output is output to DF1, DF2 or DF3.

5. P-S Conversion 1 and P-S Conversion 2

BU9406KS2 has two built-in parallel-serial conversion circuits (P-S Conversion 1 and P-S Conversion 2). P-S conversion 1 converts the output from the AD converter or ASRC to 3-line serial data before sending it from DATAOA, BCKOA and LRCKOA (pins 48, 49 and 51) or DATAOB, BCKOB and LRCKOB (pins 45, 46 and 47). (Refer to &h08[6:4] and &h08[2:0]) P-S conversion 2 converts the ASRC or DSP output into 3-line serial data before transmitting it from DATAOC, BCKOC and LRCKOC (pins 42, 43 and 44).

The system clock for P-S conversion 1 is configured at &h0A[5:4], however, when outputting an AD converter, SYSCLK should be selected. When outputting ASRC, the same selection should be made as with &h0A[1:0].

The three output formats are IIS, left-justified and right-justified. 16bit, 20bit and 24bit output can be selected for each format.

The timing charts for each transfer format are as follows:



www.rohm.com © 2012 ROHM Co., Ltd. All rights reserved.

5-1. P-S Conversion 1 Output Selection

Default = 0

Select Address	Value	Operation Description
&h09 [7]	0	Outputs AD converter data
	1	Outputs data after ASRC

5-2. P-S Conversion 2 Output Selection

Default = 0

Select Address	Value	Operation Description
&h09 [4]	0	Outputs data after ASRC (before DSP processing)
	1	Outputs data after DSP processing

5-3. P-S Conversion 1 System Clock Selection

Default = 0

Select Address	Value	Operation Description
&h0A [5 : 4]	0	SYSCLK (512fs)
	1	PLL1_512fs
	2	PLL2_512fs

5-4. 3-line Serial Output Format Configuration

Default = 0

Select Address	Value	Operation Description
P-S Conversion 1 &h0E[3:2]	0	IIS format
P-S Conversion 2 &h0F[3:2]	1	Left-justified format
	2	Right-justified format

5-5. 3-line Serial Output Data Bit Width Configuration

Select Address	Value	Operation Description
P-S Conversion 1 &h0C[1:0]	0	16 bit
P-S Conversion 2 &h0D[1:0]	1	20 bit
	2	24 bit

6. 8x Over-Sampling Digital Filter (DF)

In each BU9406KS2 audio analog signal output DAC, an 8x over-sampling digital filter is inserted into the previous step of the DAC input.

In addition to filter calculations, this block also performs pre-scaler, volume and Lch/Rch mix functions.

BU9406KS2's DF+DAC configurations are as follows:



6-1. Pre-Scaler Function

The signal levels are adjusted in order to bring out the audio DAC performance.

For DF1, refer to &h80[7:0] and &h81[7:0].	The default value is h4000.
For DF2, refer to &h83[7:0] and &h84[7:0].	The default value is h4000.
For DF3, refer to &h86[7:0] and &h87[7:0].	The default value is h4000.

6-2. Volume Function

The volume value can be configured in 0.5dB increments from +6dB to -121dB.

To change the volume value, coefficient soft transition takes place. The transition time from 0dB to mute is approximately 21ms.

Default = 0Ch

Select Address	Operation	Descriptio
DF1 &h82[7:0]	Command Value	Gain
	00	+6dB
DF2 &h85 [7 : 0]	01	+5.5dB
	:	:
DF3 &h88 [7 : 0]	0C	0dB
	0D	-0.5dB
	0E	-1dB
	FE	-121dB
	FF	~∞

Calculation format: (12-command value)x0.5dB

6-3. Channel Mixer

Performs mixing configuration of left and right channel sounds of digital signals input to the DAC. Stereo signals are converted to monaural here.

Mixes DAC Lch input data.

Default = 0

Select Address	Value	Operation Description
DF1 &h2A [3 : 2]	0	Inputs Lch data
DF2 &h2B [7 : 6]	1	Inputs (Lch+Rch)/2 data
DF3 &h2B [3 : 2]	2	Inputs (Lch+Rch)/2 data
	3	Inputs Rch data

Mixes DAC Rch input data.

Select Address	Value	Operation Description
DF1 &h2A[1:0]	0	Inputs Rch data
DF2 &h2B [5 : 4]	1	Inputs (Lch+Rch)/2 data
DF2 &h2B [1 : 0]	2	Inputs (Lch+Rch)/2 data
	3	Inputs Lch data

7. Commands Transmitted after Reset Release

(1) The following commands must be transmitted after reset release, including after power supply stand-up.

0. Turn power on.

•Wait approximately 1ms until oscillation is stable. (The time to stabilization should be adjusted according to the pendulum product.)

↓ 1 Reset release

1

• Wait approximately 500us until RAM initialization is complete.

2. &h01[7] = 0: The internal RAM is cleared, resulting in usable state.

3. &hF1[2] = 0: Signals from the analog block are connected to the digital block.

4. &hF5[5:4] = 0: Configure PLL clock to regular use state. (&hF5=00)

5. &hF6[7:0] = AAh: Performs phase focusing of the clock output from PLL.

6. Configure the default value (24'h200000) to parametric equalizer coefficient b0 (refer to (2) for procedure).

Wait approximately 10ms until PLL is stable.

7. Configuration of other registers.

(2) 6. Procedure to configure default value (24'h200000) to parametric equalizer coefficient b0

6-1. &h42[7:0] = 20h : Configure 20h to bit [23:16] of 24bit coefficient to be loaded.

6-2. &h41[7:0] = **h : Appoint coefficient address. (i.e.) Configure 28h to b0 of filter number 1.

6-3. &h40[7] = 1 : Begin coefficient load.

•Wait approximately 20us

6-4. &h40[7] = 0 : Stop coefficient load.

Repeat steps 6-2 through 6-4 19 times, each time changing the filter coefficient b0 address.

N0.	&h41[7:0] = **h	Parametric Equalizer Filter Numbers		
1	28h	Filter Number 1 (Lch/Rch common coefficient b0)		
2	2Dh	Filter Number 2 (Lch/Rch common coefficient b0)		
3	32h	Filter Number 3 (Lch/Rch common coefficient b0)		
4	37h	Filter Number 4 (Lch/Rch common coefficient b0)		
5	68h	Filter Number 5 (Lch/Rch common coefficient b0)		
6	00h	Filter Number 6 (Lch coefficient b0)		
7	05h	Filter Number 7 (Lch coefficient b0)		
8	0Ah	Filter Number 8 (Lch coefficient b0)		
9	0Fh	Filter Number 9 (Lch coefficient b0)		
10	14h	Filter Number A (Lch coefficient b0)		
11	19h	Filter Number B (Lch coefficient b0)		
12	1Eh	Filter Number C (Lch coefficient b0)		
13	40h	Filter Number 6 (Rch coefficient b0)		
14	45h	Filter Number 7 (Rch coefficient b0)		
15	4Ah	Filter Number 8 (Rch coefficient b0)		
16	4Fh	Filter Number 9 (Rch coefficient b0)		
17	54h	Filter Number A (Rch coefficient b0)		
18	59h	Filter Number B (Rch coefficient b0)		
19	5Eh	Filter Number C (Rch coefficient b0)		

Operational Notes

(1) ABSOLUTE MAXIMUM RATINGS

Permanent device damage may occur and break mode (open or short) can not be specified if power supply, operating temperature, and those of ABSOLUTE MAXIMUM RATINGS are exceeded. If such a special condition is expected, components for safety such as fuse must be used.

(2) Power Supply

Power and Ground line must be designed as low impedance in the PCB. Print patterns if digital power supply and analog power supply must be separated even if these have same voltage level. Print patterns for ground must be designed as same as power supply. These considerations avoid analog circuits from the digital circuit noise. All pair of power supply and ground must have their own de-coupling capacitor. Those capacitor should be checked about their specification, etc. (nominal electrolytic capacitor degrades its capacity at low temperature) and choose the constant of an electrolytic capacitor.

(3) Functionality in the strong electro-magnetic field

Malfunction may occur if in the strong electro-magnetic field.

(4) Input terminals

All LSI contain parasitic components. Some are junctions which normally reverse bias. When these junctions forward bias, currents flows on unwanted path, malfunction or device damage may occur. To prevent this, all input terminal voltage must be between ground and power supply, or in the range of guaranteed value in the Electrical characteristics. And no voltage should be supplied to all input terminal when power is not supplied.

Ordering Information



Physical Dimension Tape and Reel Information

SQFP-T80C



Marking Diagram(s)(TOP VIEW)



Notice

Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

	JAPAN	USA	EU	CHINA
CLASSⅢ			CLASS II b	
	CLASSⅣ	CLASSⅢ	CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [C] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
- 2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.