

Isolated, Dual Channel, RS-232 Line Driver/Receiver

Data Sheet **[ADM3252E](http://www.analog.com/ADM3252E?src=ADM3252E.pdf)**

FEATURES

2.5 kV fully isolated (power and data) RS-232 transceiver *iso***Power integrated, isolated dc-to-dc converter Operational from single 3.3 V or 5 V supply 460 kbps data rate 2 × Tx and 2 × Rx channels Meets EIA/TIA-232E specifications ESD protection to IEC 61000-4-2 on RINx and Toutx pins Contact discharge: ±8 kV Air gap discharge: ±15 kV 0.1 μF charge pump capacitors High common-mode transient immunity: >25 kV/μs Safety and regulatory approvals (pending) UL recognition 2500 V rms for 1 minute per UL 1577 VDE certificate of conformity IEC 60747-5-2 (VDE 0884, Part 2) VIORM = 560 V peak CSA Component Acceptance Notice #5A Operating temperature range: −40°C to +85°C 44-ball chip scale package ball grid array (CSP_BGA)**

APPLICATIONS

Isolated RS-232 interface High noise data communications Industrial communications Industrial/telecommunications diagnostic ports Medical equipment

GENERAL DESCRIPTION

Th[e ADM3252E](http://www.analog.com/ADM3252E) is a high speed, 2.5 kV, fully isolated, dualchannel RS-232/V.28 transceiver device that is operational from a single 3.3 V or 5 V power supply. Because of high ESD protection on the R_{IN1}, R_{IN2}, T_{OUT1}, and T_{OUT2} pins, th[e ADM3252E](http://www.analog.com/ADM3252E) is ideally suited for operation in electrically harsh environments or where RS-232 cables are frequently plugged and unplugged.

The [ADM3252E p](http://www.analog.com/ADM3252E)rovides four independent isolation channels using the integrated and isolated power of *iso*Power™. There is no requirement to use a separate isolated dc-to-dc converter. Chip scale transformer *i*Coupler® technology from Analog Devices, Inc., is used for both the isolation of the logic signals and the integrated dc-to-dc converter. The result is a total isolation solution.

FUNCTIONAL BLOCK DIAGRAM

*iso*Power technology in th[e ADM3252E u](http://www.analog.com/ADM3252E)ses high frequency switching elements to transfer power through its transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. Refer to the [AN-0971](http://www.analog.com/AN0971) [Application Note,](http://www.analog.com/AN0971) *Recommendations for Control of Radiated Emissions with isoPower Devices*, for details on board layout considerations.

The [ADM3252E c](http://www.analog.com/ADM3252E)onforms to the EIA/TIA-232E and ITU-T V.28 specifications and operates at data rates of up to 460 kbps. Four external 0.1 μF charge pump capacitors are used for the voltage doubler/inverter, permitting operation from a single 3.3 V or 5 V supply. Th[e ADM3252E](http://www.analog.com/ADM3252E) is available in a 44-ball, chip scale package ball grid array (CSP_BGA) and is specified over the −40°C to +85°C temperature range.

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADM3252E.pdf&product=ADM3252E&rev=D)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012–2013 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

SPECIFICATIONS

All voltages are relative to their respective grounds, all minimum/maximum specifications apply over the entire recommended operating range, T_A = −40°C to +85°C, unless otherwise noted.

ADM3252E Data Sheet

¹ Guaranteed by design.

 2 V_{CM} is the maximum common-mode voltage slew rate that can be sustained while maintaining specification compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common-mode voltage is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode edges.

PACKAGE CHARACTERISTICS

Table 2.

REGULATORY INFORMATION (PENDING)

Table 3.

¹ In accordance with UL 1577, each ADM3252E is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 15 µA). ² In accordance with IEC 60747-5-2 (VDE 0884 Part 2):2003-01, each ADM3252E is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (*) marking branded on the component designates IEC 60747-5-2 (VDE 0884 Part 2):2003-01 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 4.

ABSOLUTE MAXIMUM RATINGS

Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 6. Pin Function Descriptions

ADM3252E Data Sheet

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 8. Transmit Output vs. Vcc

Data Sheet **ADM3252E**

Figure 12. 460 kbps Data Transmission, Driver Outputs Tied to Receiver Inputs

Figure 13. Typical Output Voltage Start-Up Transient, $V_{CC} = 3.3$ V

Figure 14. Typical Output Voltage Start-Up Transient, $V_{CC} = 5 V$

THEORY OF OPERATION

Figure 15. Functional Block Diagram

The [ADM3252E i](http://www.analog.com/ADM3252E)s a high speed, 2.5 kV, fully isolated, dualchannel RS-232 transceiver device that operates from a single power supply.

The internal circuitry consists of the following main sections:

- Isolation of power and data
- Charge pump voltage converter
- 3.3 V logic to EIA/TIA-232E transmitter
- EIA/TIA-232E to 3.3 V logic receiver

ISOLATION OF POWER AND DATA

The [ADM3252E i](http://www.analog.com/ADM3252E)ncorporates a dc-to-dc converter section, which works on principles that are common to most power supply designs. V_{CC} power is supplied to an oscillating circuit that switches current into a chip scale air core transformer. Power is transferred to the secondary side where it is rectified to a high dc voltage. The power is then linearly regulated to 3.3 V and supplied to the secondary side data section and to the V_{ISO} pin.

Because the oscillator runs at a constant high frequency independent of the load, excess power is internally dissipated in the output voltage regulation process. Limited space for transformer coils and components adds to the internal power dissipation. This results in low power conversion efficiency.

The transmitter input (T_{INx}) accepts $TTL/CMOS$ input levels. The driver input signal that is applied to the T_{INx} pins is referenced to logic ground (GND). It is coupled across the isolation barrier, inverted, and then appears at the transceiver section, referenced to isolated ground (GND_{ISO}).

Similarly, the receiver input (R_{INx}) accepts RS-232 signal levels referenced to isolated ground (GND $_{\text{ISO}}$). The R_{INx} input is inverted and coupled across the isolation barrier to appear at the R_{OUTx} pin, referenced to logic ground (GND).

The digital signals are transmitted across the isolation barrier using *i*Coupler technology. Chip scale transformer windings couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer of the winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.

CHARGE PUMP VOLTAGE CONVERTER

The charge pump voltage converter consists of a 200 kHz oscillator and a switching matrix. The converter generates a ±6.6 V supply from the 3.3 V input level. This is achieved in two stages by using a switched capacitor technique, as shown in [Figure 17 a](#page-10-4)n[d Figure 18.](#page-10-5)

Figure 18. Charge Pump Voltage Inverter

In the first stage, the 3.3 V input supply is doubled to 6.6 V using C1 as the charge storage element. In the second stage, the +6.6 V level is inverted to generate −6.6 V using C2 as the storage element. I[n Figure 17,](#page-10-4) C3 is connected between V+ and V_{ISO} , but it is equally effective if C3 is connected between V+ and GND_{ISO}.

Use Capacitor C3 and Capacitor C4 to reduce the output ripple. Their values are not critical and can be increased, if needed. Larger capacitors (up to 10μ F) can be used in place of C1, C2, C3, and C4.

3.3 V LOGIC TO EIA/TIA-232E TRANSMITTER

The transmitter driver converts the 3.3 V logic input levels into RS-232 output levels. When driving an RS-232 load with $V_{\text{CC}} = 3.3$ V, the output voltage swing is typically ± 6.6 V.

EIA/TIA-232E TO 3.3 V LOGIC RECEIVER

The receiver is an inverting level shifter that accepts the RS-232 input level and translates it into a 3.3 V logic output level. The input has an internal 5 kΩ pull-down resistor to ground and is protected against overvoltages of up to ±30 V. An unconnected input is pulled to 0 V by the internal 5 kΩ pull-down resistor, resulting in a Logic 1 output level for an unconnected input or for an input connected to GND. The receiver has a Schmitt trigger input with a hysteresis level of 0.1 V. This ensures error free reception for both a noisy input and for an input with slow transition times.

HIGH BAUD RATE

The [ADM3252E o](http://www.analog.com/ADM3252E)ffers high slew rates, permitting data transmission at rates well in excess of the EIA/TIA-232E specifications. Higher data rates are possible when running at reduced RS-232 capacitive load levels. A smaller capacitive load, in effect, limits the cable length. See [Figure 7](#page-7-1) for transmit output voltage levels at 1 Mbps and [Figure 19 f](#page-10-6)or a scope plot at 1 Mbps.

APPLICATIONS INFORMATION **PCB LAYOUT**

The [ADM3252E r](http://www.analog.com/ADM3252E)equires no external circuitry for its logic interfaces. Power supply bypassing is required at the input and output supply pins (see [Figure 20\)](#page-11-3). Bypass capacitors are conveniently connected between Pin B1 and Pin C1 for V_{CC} and between Pin C10 and Pin D10 for VISO.

Figure 20. Recommended Printed Circuit Board Layout

To suppress noise and reduce ripple, a parallel combination of at least two capacitors is recommended. The recommended capacitor values are 0.1 μF and 10 μF for both V_{CC} and V_{ISO}. The smaller capacitor must have a low ESR; best practice suggests use of a ceramic capacitor. Do not exceed 2 mm for the total lead length between both ends of the low ESR capacitor and the input power supply pin.

Because it is not possible to apply a heat sink to an isolation device, the device primarily depends on heat dissipating into the PCB through the ground pins. If the device is used at high ambient temperatures, take care to provide a thermal path from the ground pins to the PCB ground plane. The board layout in [Figure 20 s](#page-11-3)hows enlarged pads for the GND and GND_{ISO} pins. The BGA balls are also grouped together to simplify layout and routing. To significantly reduce the temperature inside the chip, implement multiple vias from each of the pads to the ground plane. The dimensions of the expanded pads are at the discretion of the designer and the available board space.

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side.

The power supply section of th[e ADM3252E u](http://www.analog.com/ADM3252E)ses a 180 MHz oscillator frequency to pass power through its chip scale transformers. Operation at these high frequencies may raise concerns about radiated emissions and conducted noise. PCB layout and construction are very important tools for controlling radiated emissions. Refer to the AN-097[1 Application Note,](http://www.analog.com/AN0971) *Recommendations for Control of Radiated Emissions with isoPower Devices*, for extensive guidance on radiation mechanisms and board layout considerations.

START-UP BEHAVIOR

The [ADM3252E d](http://www.analog.com/ADM3252E)oes not contain a soft start circuit. Therefore, the start-up current and voltage behavior must be taken into account when designing with this device.

When power is applied to V_{CC} , the input switching circuit begins to operate and draw current when the UVLO minimum voltage is reached (approximately 2.7 V). The switching circuit drives the maximum available power to the output until it reaches the regulation voltage, which is where PWM control begins. The amount of current and the time required to reach regulation voltage depends on the load and the V_{CC} slew rate.

With a fast V_{CC} slew rate (200 μs or less), the peak current draws up to 100 mA/V of V_{CC} . The input voltage goes high faster than the output can turn on; therefore, the peak current is proportional to the maximum input voltage.

With a slow V_{CC} slew rate (in the millisecond range), the input voltage is not changing quickly when V_{CC} reaches the UVLO minimum voltage. The current surge is approximately 300 mA because V_{CC} is nearly constant at the 2.7 V UVLO voltage. The behavior during startup is similar to when the device load is a short circuit.

When powering up the device, do not limit the current available to the V_{CC} power pin to less than 300 mA. Th[e ADM3252E d](http://www.analog.com/ADM3252E)evice may not be able to drive the output to the regulation point if a current limiting device clamps the V_{CC} voltage during startup. As a result, th[e ADM3252E](http://www.analog.com/ADM3252E) device can draw large amounts of current at low voltage for extended periods of time.

The output voltage of the $ADM3252E$ device exhibits V_{ISO} overshoot to approximately 4 V during startup (se[e Figure 13](#page-8-0) an[d Figure 14\)](#page-8-1). If this overshoot could potentially damage components attached to V_{ISO} , a voltage limiting device, such as a Zener diode, can be used to clamp the voltage.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (-1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions.

In the absence of logic transitions at the input for more than 1 µs, periodic sets of refresh pulses (indicative of the correct input state) are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 µs, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state by the watchdog timer circuit. This situation should occur in the [ADM3252E](http://www.analog.com/ADM3252E) during power-up and power-down operations only.

The limitation on the [ADM3252E](http://www.analog.com/ADM3252E) magnetic field immunity is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to falsely set or reset the decoder. The following analysis defines the conditions under which this can occur.

The pulses at the transformer output have an amplitude of >1.0 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

 $V = (-dβ/dt) ∑ πr_n²; n = 1, 2, ..., N$

where:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil internally and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown i[n Figure 21.](#page-12-2)

Figure 21. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is approximately 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), the received pulse is reduced from >1.0 V to 0.75 V, which is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the transformers[. Figure 22](#page-12-3) expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in [Figure 22,](#page-12-3) th[e ADM3252E](http://www.analog.com/ADM3252E) is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For example, at a magnetic field frequency of 1 MHz, a 0.5 kA current placed 5 mm away from th[e ADM3252E](http://www.analog.com/ADM3252E) is required to affect the operation of the component.

Note that in the presence of strong magnetic fields and high frequencies, any loops formed by PCB traces may induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Exercise care in the layout of such traces to avoid this possibility.

POWER CONSIDERATIONS

The [ADM3252E](http://www.analog.com/ADM3252E) power input, data input channels on the primary side, and data channels on the secondary side are all protected from premature operation by undervoltage lockout (UVLO) circuitry. Below the minimum operating voltage, the power converter holds its oscillator inactive and all input channel drivers and refresh circuits are idle. Outputs remain in a high impedance state to prevent transmission of undefined states during power-up and powerdown operations.

During the application of power to V_{CC} , the primary side circuitry (logic side) is held idle until the UVLO preset voltage is reached. At that time, the data channels are initialized to their default low output states until they receive data pulses from the secondary side (RS-232 side).

When the primary side is above the UVLO threshold, the data input channels sample their inputs and begin sending encoded pulses to the inactive secondary output channels. The outputs on the primary side remain in the default low state because no data comes from the secondary side inputs until secondary side power is established. The primary side oscillator also begins to operate, transferring power to the secondary power circuits.

The secondary V_{ISO} voltage is below its UVLO limit at this point, and the secondary side is not generating a regulation control signal. The primary side power oscillator can free run under these conditions, supplying the maximum amount of power to the secondary side.

As the secondary side voltage rises to its regulation setpoint, a large inrush current transient is present at V_{CC} . Upon reaching the regulation point, the regulation control circuit produces the regulation control signal that modulates the oscillator on the primary side. The V_{CC} current is then reduced and it is proportional to the load current. The duration of the inrush current depends on the V_{ISO} loading conditions and on the current and voltage available at the V_{CC} pin.

As the secondary side converter begins to accept power from the primary side, the V_{ISO} voltage starts to rise. When the secondary side UVLO is reached, the secondary side outputs are initialized to their default low state until data is received from the corresponding primary side input. It can take up to 1 µs after the secondary side is initialized for the state of the output to correlate to the primary side input.

Secondary side inputs sample their states and transmit them to the primary side. Outputs are valid about 1 µs after the secondary side becomes active.

Because the rate of charge on the secondary side power supply is dependent on three factors: loading conditions, the input voltage, and the selected output voltage level, take care that the design allows the converter sufficient time to stabilize before valid data is required.

When power is removed from V_{CC} , the primary side converter and coupler shut down when the UVLO level is reached. The secondary side stops receiving power and starts to discharge.

The outputs on the secondary side hold the last state that they received from the primary side. Either the UVLO level is reached and the outputs are placed in their high impedance state, or the outputs detect a lack of activity from the primary

side inputs and the outputs are set to their default low value before the secondary power reaches UVLO.

THERMAL ANALYSIS

The [ADM3252E](http://www.analog.com/ADM3252E) device consists of five internal die attached to a PCB laminate. For the purposes of thermal analysis, the device is treated as a thermal unit with the highest junction temperature reflected in the θ_{JA} value fro[m Table 2.](#page-3-4) By following the recommendations in the PCB Layout section, thermal resistance to the PCB decreases, thereby allowing increased thermal margin at high ambient temperatures.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the [ADM3252E.](http://www.analog.com/ADM3252E)

The insulation lifetime of the [ADM3252E](http://www.analog.com/ADM3252E) depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc[. Figure 23,](#page-13-2) [Figure 24,](#page-13-3) an[d Figure 25](#page-13-4) illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower.

PACKAGING AND ORDERING INFORMATION

OUTLINE DIMENSIONS

Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

ADM3252E Data Sheet

NOTES

**ANALOG
DEVICES** Rev. A | Page 16 of 16

www.analog.com

©2012–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10515-0-1/13(A)