

Description

The ZXGD3110N8 is intended to drive a MOSFET configured as an ideal diode replacement. The device is comprised of a high voltage detector stage and gate driver. The detector monitors the voltage between the drain and the source of the MOSFET and if this voltage is less than the turn on threshold voltage of the controller a positive voltage is applied to the MOSFET's Gate Pin. As the load current decays to zero and the voltage between the drain and source of the MOSFET increases beyond the turn-off threshold value MOSFET is rapidly turned off.

Intelligent features of this IC are the Minimum Off-Time (T_{OFF}) and Minimum On-Time (T_{ON}), these features blanket the noise generated during the turn-on and turn-off instances of the power FET. Also Light Load Detection (LLD) for improved efficiency at light and no load, where synchronous rectification is no more beneficial. Other features include Undervoltage Lockout (UVLO), SYNC feature for CCM operation and low turn-off threshold voltage for improved efficiency.


Applications

Flyback Converters in:


- Power Adaptors
- Auxiliary Power Supplies
- PoE Power Devices

Resonant Converters in:

- High Power Adaptors
- 85+/90+ Compliant ATX and Server Power Supplies



SO-8
Top View



Top View
Pin-Out

Features

- Frequency of Operation up to 500kHz
- Suitable for Discontinuous Conduction Mode (DCM), Continuous Conduction Mode (CCM) and Critical (CrCM) Conduction Mode
- Minimum On-Time and Off-Time to Reduce Turn-On/Off Oscillations
- Intelligent Light Load Detection and Sleep Mode
- Turn-Off Propagation Delay Time 30ns
- Drain Voltage Rating of 200V
- Recommended Operating Voltage from 4.5V up to 12V
- Source and Sink Current of 2A and 4A Respectively
- Low Component Count
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- **Halogen and Antimony free. "Green" Device (Note 3)**

Mechanical Data


- Case: SO-8
- Case Material: Molded Plastic. "Green" Molding Compound. UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish – Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 (Ⓒ3)
- Weight: 0.074 grams (Approximate)

Ordering Information (Note 4)

Product	Marking	Reel Size (inches)	Tape Width (mm)	Quantity per Reel
ZXGD3110N8TC	ZXGD3110	13	12	2,500


- Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
 2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated's definitions of Halogen and Antimony free, "Green" and Lead-Free.
 3. Halogen and Antimony free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
 4. For packaging details, go to our website at <http://www.diodes.com/products/packages.html>.

Marking Information



ZXGD = Product Type Marking Code, Line 1
 3110 = Product Type Marking Code, Line 2
 YY = Year (ex: 15 = 2015)
 WW = Week (01 - 53)

Functional Block Diagram



Pin Descriptions

Pin Number	Pin Name	Function
1	V _{CC}	Power Supply Pin V _{CC} supplies all the internal circuitry of the device. A DC supply is required to be connected to this pin. A 10 μ F or larger capacitor must be connected between this pin and GND Pin as close as possible. The device will not function until the V _{CC} has risen above the UVLO threshold. The device can safely be turned off by bringing V _{CC} below the UVLO threshold (minus the UVLO threshold hysteresis). If V _{CC} drops below the UVLO threshold (minus UVLO threshold hysteresis), the MOSFET is turned off and the T _{OFF/ON} Pin is internally connected to GND.
2	T _{ON}	Minimum On-Time Minimum on-time setting pin. Connect this pin to Ground via R _{TON} resistor.
3	V _S	Source Voltage Connect this pin to the source of the synchronous MOSFET.
4	V _D	Drain Voltage This pin needs to be connected as closely as possible to the transformer used in the application, to minimize the effects of parasitic inductance on the performance of the device. The device requires that V _D has a voltage greater than 1.5V and that the T _{OFF} timer has expired before the MOSFET is able to be activated. Once these conditions are met and the voltage sensed on the V _D Pin is 150mV lower than the V _S Pin, the gate output to the sync MOSFET will go high and the T _{ON} (minimum on-time) period is started. The MOSFET will remain on for at least the length of the minimum on-time. After the T _{ON} period, the MOSFET will remain on until the V _D to V _S voltage has reached to the V _{THOFF} threshold, at which point the gate output will go low. If the V _{THOFF} threshold is reached before the T _{ON} period has expired, the device will enter the Light Load Mode. Under this mode, the MOSFET will not be turned on the next switching cycle. The device will come out of light load, once the on-time of the synchronous MOSFET exceeds the set minimum on-time.
5	PGATE	Protection MOSFET Gate A 100nF capacitor should be connected between this pin and GND.
6	GATE	Gate Connect GATE to the gate of the controlled MOSFET through a small series resistor using short PC board tracks to achieve optimal switching performance. The gate output can source >2A peak source current while turning on the sync MOSFET and can sink >4A peak current while turning on the sync MOSFET.
7	SYNC	Gate Turn-Off Synchronization If a falling edge is sensed on this pin, the gate output is pulled low, irrespective of the sensed drain to source voltage or the state of the T _{ON} timer. This characteristic allows the device to be easily used in a Continuous Conduction Mode (CCM) system. The SYNC Pin needs to be connected to a suitable control signal on the primary side of the convertor, using a high voltage isolation cap, transformer or other suitable means.
8	GND	Ground This is the reference potential for all internal comparators and thresholds. A 10 μ F decoupling capacitor is required to place as close as possible between V _{CC} and GND Pins.

Absolute Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
Supply Voltage, Relative to GND	V _{CC}	-0.3 to 15	V
Drain Pin Voltage	V _D	-1 to +200	V
Gate Output Voltage	V _G	12	V
Minimum Off-Time (T _{OFF}) Pin Voltage	SYNC	-0.3 to 6	V
Minimum On-Time (T _{ON}) Pin Voltage	V _{TON}	-0.3 to 6	V
Gate Driver Peak Source Current	I _{SOURCE}	5	A
Gate Driver Peak Sink Current	I _{SINK}	5	A
Input Voltage Range V _S	V _S	-1 to 1	V

Thermal Characteristics

Characteristic	Symbol	Value	Unit	
Power Dissipation Linear Derating Factor	P _D	(Note 5)	490	mW mW/°C
		(Note 6)	3.92	
		(Note 7)	655	
		(Note 8)	5.24	
		(Note 8)	720	
Thermal Resistance, Junction to Ambient	R _{θJA}	(Note 5)	5.76	°C/W
		(Note 6)	785	
		(Note 7)	6.28	
		(Note 8)	255	
Thermal Resistance, Junction to Lead	R _{θJL}	55	°C/W	
Thermal Resistance, Junction to Case	R _{θJC}	45	°C/W	
Maximum Junction Temperature	T _J	+150	°C	
Storage Temperature Range	T _{STG}	-65 to +150		

ESD Ratings (Note 11)


Characteristic	Symbol	Value	Unit	JEDEC Class
Electrostatic Discharge – Human Body Model	ESD HBM	2,000	V	1C
Electrostatic Discharge – Machine Model	ESD MM	500	V	C

- Notes:
- For a device surface mounted on minimum recommended pad layout FR4 PCB with high coverage of single sided 1oz copper, in still air conditions; the device is measured when operating in a steady-state condition.
 - Same as Note (5), except Pin 1 (V_{CC}) and Pin 8 (GND) are both connected to separate 5mm x 5mm 1oz copper heatsinks.
 - Same as Note (6), except both heatsinks are 10mm x 10mm.
 - Same as Note (6), except both heatsinks are 15mm x 15mm.
 - Thermal resistance from junction to solder-point at the end of each lead on Pin 1 (V_{CC}) and Pin 8 (GND).
 - Thermal resistance from junction to top of the case.
 - Refer to JEDEC specification JESD22-A114 and JESD22-A115.

Recommended Operating Conditions (@T_A = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply Voltage Range	4.5	12	V
V _{DS}	Voltage Cross Drain and Source	-1	200	
F _{SW}	Switching Frequency	20	600	kHz
T _J	Operating Junction Temperature Range	-40	+125	°C
R _{TON}	T _{ON} Resistor Value	8.25	100	kΩ
C _{VCC}	V _{CC} Bypass Capacitor	10	—	μF
TW _{sync}	Sync Pulse Width	20	—	ns

Thermal Derating Curve



Electrical Characteristics (@T_A = +25°C, unless otherwise specified.)


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{AVDD}	Internal Regulator Output	V _{CC} = 5.5V	—	4.5	—	V
		V _{CC} = 12V	—	4.7	—	V
ICC _{START}	Supply Current (Undervoltage)	V _{CC} = 2.6V	—	160	220	μA
ICC _{ON}	Supply Current (Enabled)	V _{CC} = 5.5V, F _{SW} = 100kHz C _{GATE} = 0pF	—	1.5	1.8	mA
		V _{CC} = 12V, F _{SW} = 100kHz C _{GATE} = 0pF	—	1.8	2.2	
		V _{CC} = 5.5V, F _{SW} = 100kHz C _{GATE} = 3,300pF	—	3.2	4	
		V _{CC} = 12V, F _{SW} = 100kHz C _{GATE} = 3,300pF	—	5	7	
Undervoltage Lockout (UVLO)						
UVLO _{TH}	V _{CC} Undervoltage Lockout Threshold Rising	—	2.8	3.0	3.20	V
UVLO _{HYS}	V _{CC} Undervoltage Lockout Threshold Hysteresis	—	—	200	—	mV
MOSFET Voltage Sensing						
V _{THARM}	Gate Re-Arming Threshold	V _D to GND, Rising	-1.3	-1.5	-1.7	V
V _{THON}	Gate Turn-On Threshold	(V _D -V _S) Falling, V _S = 0V	-220	-150	-80	mV
V _{THOFFLV}	Gate Turn-Off Threshold	(V _D -V _S) Rising, V _S = 0V, V _{CC} < 4.3V	-30	-20	-10	mV
V _{THOFFHV}	Gate Turn-Off Threshold	(V _D -V _S) Rising, V _S = 0V, V _{CC} > 4.3V	-10	-4	-1	mV
T _{D(ON)}	Gate Turn-On Propagation Delay	From V _{THON} to Gate > 1V	—	30	52	ns
T _{D(OFF)}	Gate Turn-Off Propagation Delay	From V _{THOFF} to Gate < 4V	—	30	62	ns
Minimum On-Time						
T _{ON-LR}	Minimum On-Time Low Resistance	R _{TON} = 8.25kΩ	0.26	0.34	0.42	μs
T _{ON-HR}	Minimum On-Time High Resistance	R _{TON} = 100kΩ	2.2	3	3.8	μs
Synchronization						
V _{THSYNC}	SYNC Falling Threshold	Gate Output from High to Low	V _{AVDD} -2.4	V _{AVDD} -2.0	V _{AVDD} -1.6	V
T _{SDLY}	SYNC Propagation Delay (Note 8)	SYNC Falling to Gate Falling 10%, 4.5V < V _{CC} < 5.5V	—	40	—	ns
R _{SYNC}	SYNC Pull Up Resistance (Note 8)	Internal Resistance from SYNC to V _{CC} , 4.5V < V _{CC} < 5.5V	—	2.0	—	kΩ

Electrical Characteristics (Continued) (@T_A = +25°C, unless otherwise specified.)

Gate Driver						
R _{GUP}	Gate Pull-Up Resistance Enabled	I _{GATE} = -100mA	—	2.3	—	Ω
R _{GDN}	Gate Pull-Down Resistance Enabled	I _{GATE} = 100mA	—	1.1	—	
I _{SOURCE}	Peak Gate Source Current	C _{GATE} = 22nF	—	3	—	A
I _{SINK}	Peak Gate Sink Current	C _{GATE} = 22nF	—	4	—	
V _{OHG}	Gate Output High Voltage	V _{CC} = 5V	4.7	—	—	V
		V _{CC} = 12V	9	—	—	
V _{OLG}	Gate Output Low Voltage	V _{CC} = 5V	—	—	0.3	ns
T _{FGATE}	Gate Fall Time	4V to 1V, C _{GATE} = 3,300pF, V _{CC} = 5V	—	14	42	
		9V to 1V, C _{GATE} = 3,300pF, V _{CC} = 12V	—	20	42	
T _{RGATE}	Gate Rise Time	1V to 4V, C _{GATE} = 3,300pF, V _{CC} = 5V	—	16	42	
		1V to 9V, C _{GATE} = 3,300pF, V _{CC} = 12V	—	20	42	
Exception Handling						
T _{OVER}	Overtemperature	—	—	+150	—	°C
T _{RECOVER}	Temperature to Recover from Overtemperature Exception	—	—	+125	—	°C

Typical Application Circuit

Less than 12V rails can be directly connected to the V_{CC}. For more than 12V operation, a regulator arrangement is suggested in the figure.



C3 of 1μF must be connected
 CPGATE of 0.1μF must be connected
 C1 of >10μF must be connected as close as possible to V_{CC} and ground with minimum track length

Typical Performance Characteristics




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6

Typical Performance Characteristics (Continued)




Figure 7




Figure 8




Figure 9




Figure 10





Figure 11

Package Outline Dimensions

Please see AP02002 at <http://www.diodes.com/datasheets/ap02002.pdf> for the latest version.

SO-8




SO-8		
Dim	Min	Max
A	—	1.75
A1	0.10	0.20
A2	1.30	1.50
A3	0.15	0.25
b	0.3	0.5
D	4.85	4.95
E	5.90	6.10
E1	3.85	3.95
e	1.27 Typ	
h	—	0.35
L	0.62	0.82
θ	0°	8°
All Dimensions in mm		

Suggested Pad Layout

Please see AP02001 at <http://www.diodes.com/datasheets/ap02001.pdf> for the latest version.

SO-8



Dimensions	Value (in mm)
X	0.60
Y	1.55
C1	5.4
C2	1.27

Note: For high voltage applications, the appropriate industry sector guidelines should be considered with regards to creepage and clearance distances between device Terminals and PCB tracking.

IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2015, Diodes Incorporated

www.diodes.com