


3 band car audio processor

Datasheet - production data



LQFP64 (10x10x1.4mm)

Features

- Input multiplexer
 - QD0 to QD3: quasi-differential stereo input
 - SE0 to SE4: stereo single-ended input
- Loudness
 - 2nd order frequency response
 - Programmable center frequency (400 Hz/800 Hz/2400 Hz)
 - 15 dB with 1 dB steps
 - Selectable high frequency boost
 - Selectable flat-mode (constant attenuation)
- Volume
 - +23 dB to –23 dB with 1 dB step resolution
 - SoftStep control with programmable blend times
- Bass
 - 2nd order frequency response
 - Programmable center frequency (60/70/80/100/110/120/130/150 Hz)
 - Q programmable 1.0/1.25/1.5/2.0
 - DC gain programmable
 - -15 to 15 dB range with 1 dB resolution
 - SoftStep control with programmable blend times
- Middle
 - 2nd order frequency response
 - Programmable center frequency (500 Hz/1 kHz/1.5 kHz/2 kHz)
 - Q programmable 1.0/2.0
 - -15 to 15 dB range with 1 dB resolution
 - SoftStep control with programmable blend times
- Treble
 - 2nd order frequency response
- Center frequency programmable in 4 steps (10/12.5 /15/17.5 kHz)
- -15 to 15 dB range with 1 dB resolution
- SoftStep control with programmable blend times
- High pass filter
 - Two stereo-HPF for output0 and output1
 - 2nd order frequency response
 - Programmable cut off frequency (50/60/80/100/120/150/180/220 Hz)
- Low pass filter
 - One mono-LPF for output2
 - 2nd order low pass filter
 - Programmable cut off frequency (50 Hz/60 Hz/80 Hz/100 Hz/120 Hz)
- Speaker
 - 6 independent SoftStep speaker controls
 - +23 dB to –79 dB with 1 dB steps
 - SoftStep control with programmable blend times
- Output driver
 - Four dedicated outputs for an internal (on-board) power amplifier. (share output driver with line driver)
 - Six line-driver outputs for an external (remote) power amplifier
- Mute functions
 - Direct mute
 - Main/Sub channel: digitally controlled SoftMute with 4 programmable mute-times (0.5 ms/4 ms/8 ms/16 ms)
 - Speaker: digitally controlled SoftMute with 4 programmable mute-times (4 ms/8 ms/32 ms/64 ms)
- AC coupling
 - Three AC-coupling input
 - One AC-coupling output
- Offset detection
 - Offset voltage detection circuit for on-board power amplifier failure diagnosis

Table 1. Device summary

Order code	Package	Packing
TDA7715LV	LQFP64	Tray

Contents

1	Description and block circuit diagram	6
1.1	Description	6
1.2	Block circuit diagram	6
2	Pins connection and description	7
2.1	Pins connection	7
2.2	Pins description	7
3	Electrical specifications	10
3.1	Thermal data	10
3.2	Absolute maximum ratings	10
3.3	Electrical characteristics	10
4	Description of audio processor	16
4.1	Input stage	16
4.1.1	Single-ended stereo input (SE0, SE1, SE2, SE3, SE4)	16
4.1.2	Quasi-differential stereo Input (QD0, QD1, QD2, QD3)	16
4.1.3	Fast charge	16
4.2	Volume	17
4.3	Loudness	17
4.3.1	Loudness attenuation	17
4.3.2	Peak frequency	18
4.3.3	High frequency boost	18
4.3.4	Flat mode	19
4.4	SoftMute	19
4.5	Bass	20
4.5.1	Bass attenuation	20
4.5.2	Center frequency	20
4.5.3	Quality factors	21
4.5.4	DC Mode	21
4.6	Middle	22
4.6.1	Middle attenuation	22
4.6.2	Middle center frequency	22

	4.6.3	Quality factors	23
4.7		Treble	23
	4.7.1	Treble attenuation	23
	4.7.2	Center frequency	24
4.8		High pass filter	24
4.9		Low pass filter	25
4.10		SoftStep	25
4.11		DC Offset Detector	26
4.12		Output stage	27
4.13		Mixing	29
4.14		Power supply variation	29
4.15		Testing	29
4.16		Application note	30
5		I²C bus specification	31
	5.1	Interface protocol	31
	5.2	I2C bus electrical characteristics	31
		5.2.1 Receive mode	32
		5.2.2 Transmission mode	32
		5.2.3 Reset condition	32
	5.3	Data byte specification	34
6		Package information	50
7		Revision history	51

List of tables

Table 1.	Device summary	1
Table 2.	Pins description	7
Table 3.	Thermal data	10
Table 4.	Absolute maximum ratings	10
Table 5.	Electrical characteristics	10
Table 6.	I ² C bus electrical characteristics	31
Table 7.	Subaddress (receive mode)	33
Table 8.	Main / sub selector (0)	34
Table 9.	Mix selector / anti-alias / fast charge (1)	35
Table 10.	Volume main/sub/mix (2-4)	36
Table 11.	SoftStep (5)	37
Table 12.	SoftMute I (6)	38
Table 13.	SoftMute II / middle (7)	38
Table 14.	Loudness (8)	39
Table 15.	Treble filter (9)	39
Table 16.	Middle filter (10)	40
Table 17.	Bass filter (11)	40
Table 18.	Bass / low pass filter (12)	41
Table 19.	High pass filter (13)	42
Table 20.	Speaker0/1 source selector (14)	43
Table 21.	Output gain / speaker2 source selector (15)	43
Table 22.	Speaker attenuation (0L/0R/1L/1R/2L/2R) (16-21)	44
Table 23.	Mix (24)	45
Table 24.	DC-detector (25)	46
Table 25.	Test I (27)	47
Table 26.	Test II (28)	48
Table 27.	Test III (29)	49
Table 28.	Document revision history	51

List of figures

Figure 1.	Block diagram	6
Figure 2.	Pins connection (top view)	7
Figure 3.	Input section signal flow	16
Figure 4.	Loudness attenuation @ $f_p = 400$ Hz	17
Figure 5.	Loudness center frequencies @ attn. = 15 dB	18
Figure 6.	Loudness attenuation, $f_c = 2.4$ kHz.	18
Figure 7.	SoftMute timing	19
Figure 8.	Bass control range; $f_c = 80$ Hz, $Q = 1.0$	20
Figure 9.	Bass center frequencies; gain = 14 dB, $Q = 1.0$	20
Figure 10.	Bass filter quality factors; $f_c = 80$ Hz, gain = 14 dB.	21
Figure 11.	Bass normal and DC mode @ gain = 14 dB, $f_c = 80$ Hz	21
Figure 12.	Middle control @ $f_c = 1$ kHz, $Q = 1$	22
Figure 13.	Middle center frequency @ gain = 14 dB, $Q = 1$	22
Figure 14.	Middle quality factors @ gain = 14 dB, $f_c = 1$ kHz	23
Figure 15.	Treble control @ $f_c = 17.5$ kHz	23
Figure 16.	Treble center frequencies @ gain = 14 dB	24
Figure 17.	High pass cut frequencies	24
Figure 18.	Subwoofer cut frequencies	25
Figure 19.	DC offset detection circuit (simplified)	27
Figure 20.	Output-section signal flow.	28
Figure 21.	Mixing block diagram	29
Figure 22.	Application schematic	30
Figure 23.	I ² C bus interface protocol	31
Figure 24.	I ² C bus data	32
Figure 25.	LFQP64 mechanical data and package dimensions	50

1 Description and block circuit diagram


1.1 Description

The TDA7715LV is a high performance signal processor specifically designed for car radio applications.

The device includes a high performance audio processor with fully integrated audio filters and new SoftStep architecture. The digital control allows programming in a wide range of filter characteristics.

1.2 Block circuit diagram


Figure 1. Block diagram



2 Pins connection and description

2.1 Pins connection

Figure 2. Pins connection (top view)



2.2 Pins description

Table 2. Pins description

N#	Pin name	Description	I/O
1	DCERR	DC offset detector output	O
2	WININ	DC offset detector input	I
3	NC	No connected	NC
4	GNDA3	Analog Ground	S
5	CREF	Reference capacitor	O
6	GNDA1	Analog Ground	S
7	GNDD	Digital Ground	S
8	NC	No connected	NC

Table 2. Pins description (continued)

N#	Pin name	Description	I/O
9	VCC1	Supply	S
10	NC	No connected	NC
11	SE0R	Single-end input right	I
12	SE0L	Single-end input left	I
13	SE1R	Single-end input right	I
14	SE1L	Single-end input left	I
15	SE2R	Single-end input right	I
16	SE2L	Single-end input left	I
17	SE3R	Single-end input right	I
18	SE3L	Single-end input left	I
19	SE4R	Single-end input right	I
20	SE4L	Single-end input left	I
21	QD0R	Quasi-differential stereo inputs right	I
22	QD0G	Quasi-differential stereo inputs common	I
23	QD0L	Quasi-differential stereo inputs left	I
24	QD1R	Quasi-differential stereo inputs right	I
25	QD1G	Quasi-differential stereo inputs common	I
26	QD1L	Quasi-differential stereo inputs left	I
27	QD2R/ACIN2R	Quasi-differential stereo inputs right or ac-coupling input	I
28	QD2G/ACIN2L	Quasi-differential stereo inputs common or ac-coupling input	I
29	QD2L/ACIN1R	Quasi-differential stereo inputs left or ac-coupling input	I
30	QD3R/ACIN1L	Quasi-differential stereo inputs right or ac-coupling input	I
31	QD3G/ACIN0R	Quasi-differential stereo inputs common or ac-coupling input	I
32	QD3L/ACIN0L	Quasi-differential stereo inputs left or ac-coupling input	I
33	NC	No connected	NC
34	ACOUTR	AC coupling output, right channel	O
35	ACOUTL	AC coupling output, left channel	O
36	SUBL	Sub channel output left	O
37	SUBR	Sub channel output right	O
38	NC	No connected	NC
39	TESTOUT	Test pin	O
40	NC	No connected	NC
41	SCL	I ² C bus clock	I
42	SDA	I ² C bus data	I/O
43	SMUTEMAIN	External mute pin for main channel	I

Table 2. Pins description (continued)

N#	Pin name	Description	I/O
44	SMUTESUB	External mute pin for sub channel	I
45	SMUTE0	External mute pin for speaker, signal path 0	I
46	SMUTE1	External mute pin for speaker, signal path 1	I
47	SMUTE2	External mute pin for speaker, signal path 2	I
48	DCSEL	Output DC level select	I
49	NC	No connected	NC
50	LD2R	Line driver output right	O
51	LD2L	Line driver output left	O
52	LD1R	Line driver output right	O
53	LD1L	Line driver output left	O
54	LD0R	Line driver output right	O
55	LD0L	Line driver output left	O
56	GND A2	Analog Ground	S
57	VCC2	Supply	S
58	PA1R	Out-section rear output, right channel	O
59	PA1L	Out-section rear output, left channel	O
60	PA0R	Out-section front output, right channel	O
61	PA0L	Out-section front output, left channel	O
62	NC	No connected	NC
63	WINTCR	DC offset detector filter output right channel	O
64	WINTCL	DC offset detector filter output left channel	O

3 Electrical specifications

3.1 Thermal data

Table 3. Thermal data

Symbol	Description	Value	Unit
$R_{th\ j-amb}$	Thermal resistance junction-to-ambient	50	°C/W

3.2 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Operating supply voltage	13	V
V_{in_max}	Maximum voltage for signal input pins	7	V
T_{amb}	Operating ambient temperature	-40 to 85	°C
T_{stg}	Storage temperature range	-55 to 150	°C
V_{ESD}	ESD withstand voltage: Human body model Charged device model	$\geq \pm 2000$ $\geq \pm 500$	V

3.3 Electrical characteristics

$V_{CC} = 8.5\text{ V}$; $T_{amb} = 25\text{ °C}$; $R_L = 10\text{ k}\Omega$; all gains = 0 dB; $f = 1\text{ kHz}$; Input = SE1;
Output = PAout; unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Supply						
V_{CC}	Supply voltage	-	4.5	8.5	12.5	V
I_S	Supply current	-	36	48	60	mA
Input selector						
R_{IN}	Input resistance	All single ended inputs	70	100	130	k Ω
V_{CL}	Clipping level	All flat, $V_{CC} \geq 5\text{ V}$, THD = 1%	1	1.06	1.1	V_{RMS}
		All flat, $V_{CC} \geq 4.5\text{ V}$, THD = 1%	0.65	0.707	0.75	V_{RMS}
S_{IN}	Input separation	-	80	100	-	dB
Differential stereo inputs						
R_{in}	Input resistance	Differential	70	100	130	k Ω

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
CMRR	Common mode rejection ratio for main source	V _{CM} =1 V _{RMS} @ 1 kHz	46	60	-	dB
		V _{CM} =1 V _{RMS} @ 10 kHz	46	60	-	dB
Loudness control						
A _{MAX}	Max attenuation ⁽¹⁾	-	14	15	16	dB
A _{STEP}	Step resolution ⁽¹⁾	-	0.5	1	1.5	dB
f _{Peak}	Peak frequency ⁽²⁾	f _{P1}	-	400	-	Hz
		f _{P2}	-	800	-	Hz
		f _{P3}	-	2400	-	Hz
Volume control						
G _{MAX}	Max gain ⁽¹⁾	-	21	23	25	dB
A _{MAX}	Max attenuation ⁽¹⁾	-	-26	-23	-20	dB
A _{STEP}	Step resolution ⁽¹⁾	-	0.5	1	1.5	dB
E _A	Attenuation set error	G = -23 to +23 dB	-1.5	0	1.5	dB
E _T	Tracking error	Gain difference of left/right	-	-	0.8	dB
V _{DC}	DC steps	Adjacent gain step from +23 to +15 dB	-15	-	+15	mV
		Adjacent gain step from +15 to 0 dB	-5	-	+5	mV
		Adjacent attenuation step	-2	-	2	mV
SoftStep						
T _{SS}	Soft step time	T ₁	5	7.5	12.5	ms
		T ₂	10	15	25	ms
SoftMute						
A _{MUTE}	Mute attenuation	-	80	100	-	dB
T _{D1}	Delay time (main & sub channel)	T ₁	0.4	0.5	0.6	ms
		T ₂	3	4	5	ms
		T ₃	6	8	10	ms
		T ₄	14	16	18	ms
T _{D2}	Delay time (speaker)	T ₁	3	4	5	ms
		T ₂	6	8	10	ms
		T ₃	29	32	35	ms
		T ₄	60	64	68	ms
V _{TH_Low}	Low threshold for MUTE pin ⁽³⁾	-	-	0.8	V	
V _{TH_High}	High threshold for MUTE pin ⁽³⁾	-	2.4	-	-	V

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
RPU	Internal pull-up resistor for MUTE Pin	-	25	45	65	kΩ
VPU	Internal pull-up Voltage for MUTE Pin	-	3.1	3.3	3.5	V
Bass control						
Fc	Center frequency ⁽²⁾	f _{C0}	-	60	-	Hz
		f _{C1}	-	70	-	Hz
		f _{C2}	-	80	-	Hz
		f _{C3}	-	100	-	Hz
		f _{C4}	-	110	-	Hz
		f _{C5}	-	120	-	Hz
		f _{C6}	-	130	-	Hz
		f _{C7}	-	150	-	Hz
Q _{BASS}	Quality factor ⁽²⁾	Q ₁	-	1	-	-
		Q ₂	-	1.25	-	-
		Q ₃	-	1.5	-	-
		Q ₄	-	2	-	-
C _{RANGE}	Control range ⁽¹⁾	-	±14	±15	±16	dB
A _{STEP}	Step resolution ⁽¹⁾	-	0.5	1	1.5	dB
DC _{GAIN}	Bass DC gain ⁽¹⁾	DC = off	-1	0	+1	dB
		DC = on, Gain= 14 dB	3.5	4.4	5.5	dB
Middle control						
C _{RANGE}	Control range ⁽¹⁾	-	±14	±15	±16	dB
A _{STEP}	Step resolution ⁽¹⁾	-	0.5	1	1.5	dB
Fc	Center frequency ⁽²⁾	f _{C1}	-	500	-	Hz
		f _{C2}	-	1	-	kHz
		f _{C3}	-	1.5	-	kHz
		f _{C4}	-	2	-	kHz
Q _{Middle}	Quality factor ⁽²⁾	Q ₁	-	1	-	-
		Q ₂	-	2	-	-
Treble control						
C _{RANGE}	Control Range ⁽¹⁾	-	±14	±15	±16	dB
A _{STEP}	Step Resolution ⁽¹⁾	-	0.5	1	1.5	dB

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
F _C	Center frequency ⁽²⁾	f _{C1}	-	10	-	kHz
		f _{C2}	-	12.5	-	kHz
		f _{C3}	-	15	-	kHz
		f _{C4}	-	17.5	-	kHz
AC coupling						
R _{IN}	Input resistance	AC inputs	70	100	130	kΩ
V _{CL}	Clipping level	flat, THD = 1%	1	1.06	1.1	V _{RMS}
R _{OUT}	Output impedance	AC outputs	-	20	50	Ω
Speaker volume						
G _{MAX}	Max gain ⁽¹⁾	-	22	23	24	dB
A _{MAX}	Max attenuation ⁽¹⁾	-	-85	-79	-73	dB
A _{STEP}	Step resolution ⁽¹⁾	-	0.5	1	1.5	dB
A _{MUTE}	Mute attenuation	-	80	90	-	dB
E _E	Attenuation set error	G = -20 to +15 dB	-1	-	1	dB
		G = -20 to -79 dB	-4	-	4	dB
V _{DC}	DC steps	Adjacent gain step from +23 to +15 dB	-20	-	+20	mV
		Adjacent gain step from +15 to 0 dB	-10	-	+10	mV
		Adjacent attenuation step	-2	-	2	mV
Highpass						
F _{HP}	High-pass corner frequency ⁽²⁾	f _{C0}	-	50	-	Hz
		f _{C1}	-	60	-	Hz
		f _{C2}	-	80	-	Hz
		f _{C3}	-	100	-	Hz
		f _{C4}	-	120	-	Hz
		f _{C5}	-	150	-	Hz
		f _{C6}	-	180	-	Hz
		f _{C7}	-	220	-	Hz

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Low pass						
F _{LP}	Low pass corner frequency ⁽²⁾	f _{C0}	-	50	-	Hz
		f _{C1}	-	60	-	Hz
		f _{C2}	-	80	-	Hz
		f _{C3}	-	100	-	Hz
		f _{C4}	-	120	-	Hz
Audio outputs						
V _{CL}	Clipping level	THD = 1%; V _{CC} = 5 V Option1	1.6	1.7	1.8	V _{RMS}
		THD = 1%; V _{CC} = 6 V Option2	1.9	2.0	2.1	V _{RMS}
		THD = 1%; V _{CC} = 8.5 V Option3	2.7	2.8	2.9	V _{RMS}
		THD = 1%; V _{CC} = 4.5 V Option1	1.1	1.27	1.35	V _{RMS}
		THD = 1%; V _{CC} = 4.5 V Option2	0.9	0.95	1.0	V _{RMS}
		THD = 1%; V _{CC} = 4.5 V Option3	0.15	0.21	0.27	V _{RMS}
R _{OUT}	Output impedance	PA Output	-	40	100	Ω
		LD Output	-	20	50	Ω
R _L	Output load resistance	-	2	-	-	kΩ
C _L	Output load capacitor	-			10	nF
V _{DC}	Output DC level	Option1	2.3	2.5	2.7	V
		Option2	2.8	3	3.2	V
		Option3	3.8	4	4.2	V
G _{OUT}	Output gain	Option1	3.5	3.7	3.9	dB
		Option2	5.8	6.0	6.2	dB
		Option3	8.3	8.5	8.7	dB
G _{mix}	Mixing gain	-	5	6	7	dB
V _{TH_Low}	Low threshold for DCSEL pin ⁽³⁾	-	-	-	0.8	V
V _{TH_High}	High threshold for DCSEL pin ⁽³⁾	-	2.4	-		V
R _{PU}	Internal pull-up resistor for DCSEL pin	-	32	50	68	kΩ
V _{PU}	Internal pull-up voltage for DCSEL Pin	-	3.1	3.3	3.5	V

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit	
DC offset detection							
V _{th}	Zero comp. window size	V ₁	-	±30	-	mV	
		V ₂	-	±45	-	mV	
		V ₃	-	±60	-	mV	
		V ₄	-	±90	-	mV	
T _{sp}	Max rejected spike length	-	4	11	25	µs	
		-	8	22	38	µs	
		-	10	33	55	µs	
I _{CHDCErr}	DCErr charge current	-	3	5	6	µA	
I _{DISDCErr}	DCErr discharge current	-	3.5	5	7.5	mA	
V _{OutH}	DCErr high voltage	-	3.1	3.3	3.6	V	
V _{OutL}	DCErr low voltage	-	-	100	500	mV	
V _{TH_Low}	Low threshold for WinIn pin ⁽³⁾	-	-	-	0.8	V	
V _{TH_High}	High threshold for WinIn pin ⁽³⁾	-	2.4	-	-	V	
R _{PU}	Internal pull-up resistor for WinIn pin	-	32	50	68	kΩ	
V _{PU}	Internal pull-up voltage for WinIn pin	-	3.1	3.3	3.5	V	
General							
e _{NO}	Output noise	BW = 20 Hz to 20 kHz; A-Weighted; all gain = 0dB	Option1	-	14	20	µV
			Option2	-	17	23	µV
			Option3	-	23	28	µV
		BW = 20 Hz to 20 kHz; A-Weighted, Output muted	Option1	-	12	18	µV
			Option2	-	14	21	µV
			Option3	-	18	26	µV
S/N	Signal to noise ratio	A-weighted; all gain = 0dB	Option1	99	101	-	dB
			Option2	99	101	-	dB
			Option3	99	101	-	dB
D	Distortion	VIN=0.5V _{RMS} ; all gain = 0dB	Option1	-	0.01	0.1	%
			Option2	-	0.01	0.1	%
			Option3	-	0.01	0.1	%
S _C	Channel Separation left/right	-	75	90	-	dB	


1. Measure performed in DC.
2. Value guaranteed by measuring correlated parameter.
3. Verified only in characterization.

4 Description of audio processor

4.1 Input stage

Four quasi-differential stereo input and five single-ended inputs are available. The input-section of the TDA7715LV incorporates three independent stereo signal paths, where each of them can be connected to a variety of inputs. For simplicity only the left inputs are shown.

Figure 3. Input section signal flow



4.1.1 Single-ended stereo input (SE0, SE1, SE2, SE3, SE4)

The input-impedance at each input is 100 kΩ.

4.1.2 Quasi-differential stereo Input (QD0, QD1, QD2, QD3)

The QD input is implemented as a buffered quasi-differential stereo stage with 100 kΩ input-impedance at each input.

4.1.3 Fast charge

Each differential input pin features a "fast-charge" switch allowing to quickly charge any external large coupling capacitors upon power-on of the device. When the device is powered-on, the "fast-charge" switches are automatically turned on, for normal operations these switches need to be released by any programming of byte_0.

4.2 Volume

A ± 23 dB input gain is selectable in volume stage. When the volume-level is changed audible clicks could appear at the output. The root cause of those clicks could be either a DC-Offset before the volume-stage or the sudden change of the envelope of the audio signal. With the SoftStep feature both kind of clicks could be reduced to a minimum and are no more audible.

The blend-time from one step to the next is programmable as 7.5 ms or 15 ms. The SoftStep control is described in detail in [Section 4.8](#).


4.3 Loudness

There are four parameters programmable in the loudness stage.

4.3.1 Loudness attenuation

[Figure 4](#) shows the attenuation as a function of frequency at $f_p = 400$ Hz


Figure 4. Loudness attenuation @ $f_p = 400$ Hz



4.3.2 Peak frequency

Figure 5 shows the three possible peak-frequencies at 400, 800 and 2400 Hz


Figure 5. Loudness center frequencies @ attn. = 15 dB



4.3.3 High frequency boost

Figure 6 shows the different loudness shapes in low & high frequency boost.

Figure 6. Loudness attenuation, $f_c = 2.4$ kHz



4.3.4 Flat mode


In flat mode the loudness stage works as a 0 dB to -15 dB attenuator.

4.4 SoftMute

The digitally controlled SoftMute stage allows muting/de-muting the signal with an I²C bus programmable slope. The mute process can be activated either by the SoftMute pin or by the I²C-bus. This slope is realized in a special S-shaped curve to mute slowly in the critical regions (see [Figure 7](#)).

For timing purposes the SoftMute bit of the I²C bus output register is set to 1 from the start of muting until the end of de-muting.

Figure 7. SoftMute timing




Note: Please note that a started Mute-action is always terminated and could not be interrupted by a change of the mute –signal.

4.5 Bass

4.5.1 Bass attenuation

Figure 8 shows the control range in the frequency domain at 80 Hz center frequency.

Figure 8. Bass control range; $f_C = 80$ Hz, $Q = 1.0$




GAPGPS00874

4.5.2 Center frequency

Figure 9 shows all the selectable center frequencies at a gain of 14 dB.

Figure 9. Bass center frequencies; gain = 14 dB, $Q = 1.0$




GAPGPS01619

4.5.3 Quality factors

Figure 10 shows the four selectable filter quality factors at a gain of 14 dB.


Figure 10. Bass filter quality factors; $f_c = 80$ Hz, gain = 14 dB.



4.5.4 DC Mode

Figure 11 shows the effect of the DC-mode at a filter gain of 14 dB. In this mode the DC-gain is increased by 4.4 dB. In addition the programmed center frequencies and quality factors are decreased by 25%, which realize alternative frequency responses.

Figure 11. Bass normal and DC mode @ gain = 14 dB, $f_c = 80$ Hz



Note: The center frequency, Q and DC-mode can be independently set.


4.6 Middle

There are three parameters programmable in the mid-filter stage.

4.6.1 Middle attenuation

Figure 12 shows the attenuation as a function of frequency at a center frequency of 1 kHz.


Figure 12. Middle control @ $f_c = 1$ kHz, $Q = 1$



4.6.2 Middle center frequency

Figure 13 shows the four possible center frequencies 500 Hz, 1 kHz, 1.5 kHz and 2.5 kHz.


Figure 13. Middle center frequency @ gain = 14 dB, $Q = 1$



4.6.3 Quality factors

Figure 14 shows the two possible quality factors 1 and 2

Figure 14. Middle quality factors @ gain = 14 dB, $f_c = 1$ kHz




4.7 Treble

There are two parameters programmable in the treble stage.

4.7.1 Treble attenuation

Figure 15 shows the attenuation as a function of frequency at a center frequency of 17.5 kHz.


Figure 15. Treble control @ $f_c = 17.5$ kHz



4.7.2 Center frequency

Figure 16 shows the four possible center frequencies 10k, 12.5k, 15k and 17.5 kHz.


Figure 16. Treble center frequencies @ gain = 14 dB



4.8 High pass filter

The high pass filter has 2 order filter characteristics with programmable cut-off frequency (50/60/80/100/120/150/180/220 Hz)


Figure 17. High pass cut frequencies



4.9 Low pass filter

The subwoofer low pass filter has Butterworth characteristics with programmable cut-off frequency (50/60/80/100/120 Hz). The output phase can be selected between 0 deg and 180 deg. The input of subwoofer takes signal from bass filter output or output of input MUX.

Figure 18. Subwoofer cut frequencies



4.10 SoftStep

In this device, the SoftStep function is available for volume, speaker, loudness, treble, middle and bass block. With the SoftStep function, the audible noise of DC offset or the sudden change of signal can be avoided when adjusting the gain setting of the block.

For each block, the SoftStep function is controlled by SoftStep on/off control bit in the control table. The SoftStep transient time selection (7.5 ms or 15 ms) is common for all blocks and it is controlled by SoftStep time control bit. The SoftStep operation of all blocks has a common centralized control. In this case, a new SoftStep operation will not be started before the completion of the previous SoftStep.

There are two different modes to activate the SoftStep operation. The SoftStep operation can be started right after I²C data sending, or the SoftStep can be activated in parallel after data sending of several different blocks. The two modes are controlled by the 'act bit' (it is normally bit7 of the byte.) of each byte. When act bit is '0', which means action, the SoftStep is activated right after the date byte is sent. When the act bit is '1', which means wait, the block goes to wait for SoftStep status. In this case, the block will wait for some other block to activate the operation. The SoftStep operation of all blocks in wait status will be done together with the block which activates the SoftStep. With this mode, all specific blocks can do the SoftStep in parallel. This avoids waiting when the SoftStep is operated one by one. Please note that if a block is set to 'gain1' with act bit = 1, later this block is set to 'gain2' with act bit = 0, in this case the block will do a SoftStep from the currently set gain to 'gain2' but not from the currently set gain to 'gain1' then to 'gain2'.

Chip Addr	Sub Addr	0xxxxxxx
-----------	----------	----------

|← SoftStep start here

Chip Addr	Sub Addr	1xxxxxxx	1xxxxxxx		0xxxxxxx
-----------	----------	----------	----------	-------	----------

|← SoftStep
start here for all

4.11 DC Offset Detector

Using the DC offset detection circuit ([Figure 19](#)) an offset voltage difference between the audio power amplifier and the TDA7715LV's Front and Rear outputs can be detected, preventing serious damage to the loudspeakers. The circuit compares whether the signal crosses the zero level inside the audio power at the same time as in the speaker cell. The output of the zero-window-comparator of the power amplifier must be connected with the WinIn-input of the TDA7715LV. The WinIn-input has a 50 kΩ internal pull-up resistor connected to 3.3 V. It is recommended to drive this pin with open-collector outputs or equivalent.

To compensate for errors at low frequencies the WinTCL/R-pin is implemented, with external capacitors introducing the same delay RC-constant = $22.5\text{k}\Omega \cdot C_{\text{ext}}$ as the AC-coupling introduced between the TDA7715LV and the power amplifier. For the zero window comparators, the time constant for spike rejection as well as the threshold are programmable.


See [Electrical characteristics on page 10](#).

A low-active DC-offset error signal appears at the DCErr output if the next conditions are both true:

- Front and rear outputs are inside zero crossing windows.
- The Input voltage Vwinin is logic low whenever at least one output of the power amplifier is outside the zero crossing windows.

After power-on, the external attached capacitor is rapidly charged (fast-charge) to overcome a false indication. For normal operation these switches need to be released by any programming of byte_0. After that, the "fast-charge" switches can be turned on/off by setting "fast charge = on/off".

Figure 19. DC offset detection circuit (simplified)



4.12 Output stage

The output-section ([Figure 20](#)) incorporates three independent stereo signal paths, where each can connect to three AC-coupled, single-ended inputs and to some dedicated signals originating from the input-section and/or main-signal-path. The input-impedance at each AC coupled input is 100 kΩ.

Signal path 0 and 1 (front and rear) may optionally enter high-pass filters whereas signal path 2 (other) can be low-pass filtered for subwoofer applications. Anti-radiation filters are integrated for all signal paths. SoftMute stages and a SoftStep volume, that offer fast and click-less muting and/or volume changing follow all three filters.


Five stereo pairs of output buffers finally complete the Output-section: Signal-path 2 exclusively feeds a line driver output which is required by external (remote) power amplifiers. The signalpaths 0 & 1 feature both, a line driver output and a dedicated internal (on board) power amplifier output.

The output gain of line-driver is configurable to fit different applications. A specific pin (DCSEL) is used to make it possible to set correct output setting during power-on of the device. In this case it will avoid big DC jump of speaker output when set it later in application control software. The configuration is made by connecting this pin to ground (AC Gain = 6 dB, DC level = 3 V) or leaving it open (AC Gain = 8.5 dB, DC level = 4 V). The output gain is able to be changed after power-on by DCSEL pin (high or low) with pin influence for

output DC level select = PIN, or by I²C bus (Output DC level) with pin influence for output
 DC level select = I²C. There are 3 options of DC level and AC gain for different applications:

- a) Typical Vcc = 6.0 V: Byte_15 D7D1 = 00, DC level = 3.0 V, AC gain = 6 dB
- b) Typical Vcc = 8.0 V: Byte_15 D7D1 = 01, DC level = 4.0 V, AC gain = 8.5 dB
- c) Typical Vcc = 5.0 V: Byte_15 D7D1 = 1x, DC level = 2.5 V, AC gain = 3.7 dB


Figure 20. Output-section signal flow



4.13 Mixing

In this device, a very flexible mixing function ([Figure 21](#)) is available to meet all kind of applications. The mixing input is selected by a mixing-multiplexer which is described in [Section 4.1](#). After mixing multiplexer and mixing volume, the mixing signal is mixed with speaker0 or speaker1 volume output. The following 0/6 dB mixing gain offers 2 kind of mixing option, -6 dB/-6 dB mixing or 0 dB/0 dB mixing. The mixing and un-mixing are executed softly.

Figure 21. Mixing block diagram



4.14 Power supply variation

To meet the requirement of automatic stop of car engine at traffic lights, in order to reduce emission of polluting substances TDA7715LV allows a continuous operation when battery falls down. When power supply is 4.5 V it is still fully operational, only the maximum output signal level is reduced accordingly to the available voltage supply.

For electrical characteristics see [Section 3.3 on page 10](#).

4.15 Testing

In the test mode, which can be activated by setting bit D7 of the I²C subaddress byte and bit D0 of the TEST I byte, several internal signals are available at TESTOUT pin.

External clock can be applied to SMUTEMAIN pin by setting bit D2 of the TEST II byte.

To avoid entering test mode, the following setting is recommended to program the device:

- a) Byte_27 = 0xFE
- b) Byte_28 = 0xDE
- c) Byte_29 = 0xFE
- d) Byte_30 = 0xFE
- e) Byte_31 = 0xFE

4.16 Application note

Figure 22. Application schematic




Figure 22 shows a proposal for a typical application. However, the figure only represents one possible interconnection scheme with other devices (the shaded blocks could represent a complex digital sound reproducing/processing system). All capacitor values are suggestions for their size still being dependant on girdling impedance. This is specially true for capacitors located at the WinTC-pins as it can be read in [Section 4.11](#).

In case the DC detector function is not assessed in the application it is recommended to short both the WinTC pins 63 and 64 to device-ground.


5 I²C bus specification

5.1 Interface protocol

The interface protocol comprises:

- a start condition (S)
- a chip address byte (the LSB determines read/write transmission)
- a subaddress byte
- a sequence of data (N-bytes + acknowledge)
- a stop condition (P)
- the max. clock speed is 400kbits/s
- 3.3 V logic compatible

Figure 23. I²C bus interface protocol




S = Start

ACK = Acknowledge

5.2 I²C bus electrical characteristics

Table 6. I²C bus electrical characteristics

Symbol	Parameter	Min	Max	Unit
f _{SCL}	SCL clock frequency	-	400	kHz
V _{IH}	High level input voltage	2.4	-	V
V _{IL}	Low level input voltage	-	0.8	V
t _{HD,STA}	Hold time for START	0.6	-	μs
t _{SU,STO}	Setup time for STOP	0.6	-	μs
t _{LOW}	Low period for SCL clock	1.3	-	μs
t _{HIGH}	High period for SCL clock	0.6	-	μs
t _F	Fall time for SCL/SDA	-	300	ns
t _R	Rise time for SCL/SDA	-	300	ns
t _{HD,DAT}	Data hold time	0	-	ns
t _{SU,DAT}	Data setup time	100	-	ns

Figure 24. I²C bus data

5.2.1 Receive mode

S	1	0	0	0	1	0	0	R/W	ACK	TS	X	AI	A4	A3	A2	A1	A0	ACK	DATA	ACK	P
---	---	---	---	---	---	---	---	-----	-----	----	---	----	----	----	----	----	----	-----	------	-----	---

S = Start

R/W = "0" -> Receive mode (Chip can be programmed by μ P)

"1" -> Transmission mode (Data could be received by μ P)

ACK = Acknowledge

P = Stop

TS = Testing mode

AI = Auto increment

5.2.2 Transmission mode

S	1	0	0	0	1	0	0	R/W	ACK	X	X	BZ	SMM	SMS	SM2	SM1	SM0	ACK	P
---	---	---	---	---	---	---	---	-----	-----	---	---	----	-----	-----	-----	-----	-----	-----	---

BZ = SoftStep busy ('0' = Busy)

SMM = SoftMute activated for main channel ('1' = SoftMuted)

SMS = SoftMute activated for sub channel ('1' = SoftMuted)

SM2 = SoftMute activated for speaker2 ('1' = SoftMuted)

SM1 = SoftMute activated for speaker1 ('1' = SoftMuted)

SM0 = SoftMute activated for speaker0 ('1' = SoftMuted)

X = Not used

The transmitted data is automatically updated after each ACK. Transmission can be repeated without new chip address.

5.2.3 Reset condition

A power-on-reset is invoked if the supply voltage is below than 3.5 V. After that the registers are initialized to the default data written in the following tables.

Table 7. Subaddress (receive mode)

MSB								LSB		Function
I2	I1	I0	A4	A3	A2	A1	A0			
0	-	-	-	-	-	-	-	Testing mode		Off
1	-	-	-	-	-	-	-			On
-	x	-	-	-	-	-	-	Not used		
-	-	0	-	-	-	-	-	Auto increment mode		Off
-	-	1	-	-	-	-	-			On
-	-	-	0	0	0	0	0	Main / Sub selector		
-	-	-	0	0	0	0	1	Mix selector / Anti-alias		
-	-	-	0	0	0	1	0	Volume main		
-	-	-	0	0	0	1	1	Volume sub		
-	-	-	0	0	1	0	0	Volume Mix		
-	-	-	0	0	1	0	1	SoftStep		
-	-	-	0	0	1	1	0	SoftMute I		
-	-	-	0	0	1	1	1	SoftMute II / Middle		
-	-	-	0	1	0	0	0	Loudness		
-	-	-	0	1	0	0	1	Treble filter		
-	-	-	0	1	0	1	0	Middle filter		
-	-	-	0	1	0	1	1	Bass filter		
-	-	-	0	1	1	0	0	Bass / Low pass filter		
-	-	-	0	1	1	0	1	High pass filter		
-	-	-	0	1	1	1	0	Speaker0/1 source selector		
-	-	-	0	1	1	1	1	Output gain / Speaker2 source selector / Middle		
-	-	-	1	0	0	0	0	Speaker0L attenuation		
-	-	-	1	0	0	0	1	Speaker0R attenuation		
-	-	-	1	0	0	1	0	Speaker1L attenuation		
-	-	-	1	0	0	1	1	Speaker1R attenuation		
-	-	-	1	0	1	0	0	Speaker2L attenuation		
-	-	-	1	0	1	0	1	Speaker2R attenuation		
-	-	-	1	0	1	1	0	Not used		
-	-	-	1	0	1	1	1	Not used		
-	-	-	1	1	0	0	0	Mix		
-	-	-	1	1	0	0	1	DC-detector		
-	-	-	1	1	0	1	0	Not used		
-	-	-	1	1	0	1	1	Test I		
-	-	-	1	1	1	0	0	Test II		
-	-	-	1	1	1	0	1	Test III		
-	-	-	1	1	1	1	0	Reserved		
-	-	-	1	1	1	1	1	Reserved		

5.3 Data byte specification

Table 8. Main / sub selector (0)

MSB								LSB		Function
D7	D6	D5	D4	D3	D2	D1	D0			
-	-	-	-	0	0	0	0	Main Source Selector		
				0	0	0	1			
				0	0	1	0			
				0	0	1	1			
				0	1	0	0			
				0	1	0	1			
				0	1	1	0			
				0	1	1	1			
				1	0	0	0			
				1	0	0	1			
				1	0	1	0			
				1	0	1	1			
				1	1	x	x			
				1	1	x	x			
0	0	0	0	-	-	-	-	Sub Source Selector		
0	0	0	1							
0	0	1	0							
0	0	1	1							
0	1	0	0							
0	1	0	1							
0	1	1	0							
0	1	1	1							
1	0	0	0							
1	0	0	1							
1	0	1	0							
1	0	1	1							
1	1	x	x							
1	1	x	x							

Table 9. Mix selector / anti-alias / fast charge (1)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	0	0	0	0	Mix Source Selector
				0	0	0	1	SE0
				0	0	1	0	SE1
				0	0	1	1	SE2
				0	1	0	0	SE3
				0	1	0	1	SE4
				0	1	1	0	QD0
				0	1	1	1	QD1
				1	0	0	0	QD2
				1	0	0	1	QD3
				1	0	1	0	MUTE
				1	0	1	1	MUTE
				1	1	x	x	MUTE
				1	1	x	x	MUTE
-	-	-	0	-	-	-	-	Mix Left channel
			1					<u>Left</u>
								<u>Right</u>
-	-	0		-	-	-	-	Mix Right channel
		1						<u>Left</u>
								<u>Right</u>
-	0	-	-	-	-	-	-	Anti-alias filter
	1							<u>On</u>
								<u>Off</u>
0	-	-	-	-	-	-	-	AC-Coupling / QD selection
1								AC
								<u>QD</u>

Table 10. Volume main/sub/mix (2-4)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	0	0	0	0	0	0	Gain/Attenuation
		0	0	0	0	0	1	+0dB
		:	:	:	:	:	:	+1dB
		0	0	1	1	1	1	:
		0	1	0	0	0	0	+15dB
		:	:	:	:	:	:	+16dB
		0	1	0	1	1	1	:
		0	1	1	0	0	0	+23dB
		:	:	:	:	:	:	:
		0	1	1	1	1	1	Not used
		1	0	0	0	0	0	:
		:	:	:	:	:	:	Not used
		1	0	1	1	1	1	-0dB
		:	:	:	:	:	:	:
		1	0	1	1	1	1	-15dB
		:	:	:	:	:	:	:
		1	1	0	1	1	1	-23dB
		:	:	:	:	:	:	:
		1	1	1	1	1	1	Not used
-	0 1	-	-	-	-	-	-	Volume SoftStep
								On
0 1	-	-	-	-	-	-	-	Off
								SoftStep action
0 1	-	-	-	-	-	-	-	act
								<u>wait</u>

Table 11. SoftStep (5)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	-	0 1	Loudness SoftStep On <u>Off</u>
-	-	-	-	-	-	0 1	-	Treble SoftStep On <u>Off</u>
-	-	-	-	-	0 1	-	-	Middle SoftStep On <u>Off</u>
-	-	-	-	0 1	-	-	-	Bass SoftStep On <u>Off</u>
-	-	-	0 1	-	-	-	-	Speaker0/Mixing SoftStep ⁽¹⁾ On <u>Off</u>
-	-	0 1	-	-	-	-	-	Speaker1 SoftStep On <u>Off</u>
-	0 1	-	-	-	-	-	-	Speaker2 SoftStep On <u>Off</u>
0 1	-	-	-	-	-	-	-	SoftStep time 7.5ms <u>15ms</u>

1. Mixing SoftStep need to be turned on/off with speaker0 SoftStep.

Table 12. SoftMute I (6)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	x	x	x	x	Not used
-	-	0 0 1 1	0 1 0 1	-	-	-	-	SoftMute time (Main/SUB) 0.5ms 4ms 8ms 16ms
0 0 1 1	0 1 0 1	-	-	-	-	-	-	SoftMute time (Speaker0/1/2) 4ms 8ms 32ms 64ms

Table 13. SoftMute II / middle (7)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	-	0 1	Pin influence for mute <u>Pin and IIC</u> IIC
-	-	-	-	-	-	x	-	Not used
-	-	-	-	-	0 1	-	-	SoftMute main On <u>Off</u>
-	-	-	-	0 1	-	-	-	SoftMute sub On <u>Off</u>
-	-	-	0 1	-	-	-	-	SoftMute Speaker0 On <u>Off</u>
-	-	0 1	-	-	-	-	-	SoftMute Speaker1 On <u>Off</u>
-	0 1	-	-	-	-	-	-	SoftMute Speaker2 On <u>Off</u>
0 1	-	-	-	-	-	-	-	Middle quality factor 1.0 <u>2.0</u>

Table 14. Loudness (8)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	0	0	0	0	Attenuation 0dB -1dB : <u>-14dB</u> -15dB
				0	0	0	1	
				:	:	:	:	
				1	1	1	0	
				1	1	1	1	
-	-	0	0					Center frequency Flat 400Hz 800Hz <u>2400Hz</u>
		0	1	-	-	-	-	
		1	0					
		1	1					
-	0	-	-	-	-	-	-	High boost On <u>Off</u>
	1							
0	-	-	-	-	-	-	-	SoftStep action act <u>wait</u>
1								

Table 15. Treble filter (9)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	0	1	1	1	1	Gain/Attenuation +15dB : +10dB : +1dB 0dB <u>0dB</u> -1dB : -10dB : -15dB
			:	:	:	:	:	
			0	1	0	1	0	
			:	:	:	:	:	
			0	0	0	0	1	
			0	0	0	0	0	
			1	0	0	0	0	
			1	0	0	0	1	
			:	:	:	:	:	
			1	1	0	1	0	
			:	:	:	:	:	
			1	1	1	1	1	
-	0	0						Treble center frequency 10.0kHz 12.5kHz 15.0kHz <u>17.5kHz</u>
	0	1	-	-	-	-	-	
	1	0						
	1	1						
0	-	-	-	-	-	-	-	SoftStep action act <u>wait</u>
1								

Table 16. Middle filter (10)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	0	1	1	1	1	Gain/Attenuation +15dB
			:	:	:	:	:	:
			0	1	0	1	0	+10dB
			:	:	:	:	:	:
			0	0	0	0	1	+1dB
			0	0	0	0	0	0dB
			1	0	0	0	0	<u>0dB</u>
			1	0	0	0	1	-1dB
			:	:	:	:	:	:
			1	1	0	1	0	-10dB
			:	:	:	:	:	:
			1	1	1	1	1	-15dB
-	0	0	-	-	-	-	-	Middle center frequency 500Hz
	0	1						1000Hz
	1	0						1500Hz
	1	1						<u>2000Hz</u>
0	-	-	-	-	-	-	-	SoftStep action act
1								<u>wait</u>

Table 17. Bass filter (11)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	0	1	1	1	1	Gain/Attenuation +15dB
			0	1	1	1	0	+14dB
			:	:	:	:	:	:
			0	0	0	0	1	+1dB
			0	0	0	0	0	0dB
			1	0	0	0	0	<u>0dB</u>
			1	0	0	0	1	-1dB
			:	:	:	:	:	:
			1	1	1	1	0	-14dB
			1	1	1	1	1	-15dB
-	0	0	-	-	-	-	-	Bass quality factor 1.0
	0	1						1.25
	1	0						1.5
	1	1						<u>2.0</u>
0	-	-	-	-	-	-	-	SoftStep action act
1								<u>wait</u>

Table 18. Bass / low pass filter (12)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	0	0	0	Bass center frequency 60Hz
					0	0	1	70Hz
					0	1	0	80Hz
					0	1	1	100Hz
					1	0	0	110Hz
					1	0	1	120Hz
					1	1	0	<u>130Hz</u>
					1	1	1	150Hz
-	-	-	-	0	-	-	-	Bass DC mode On
				1				<u>Off</u>
-	0	0	0	-	-	-	-	Low pass filter corner frequency 50Hz
	0	0	1					60Hz
	0	1	0					80Hz
	0	1	1					100Hz
	1	x	x					<u>120Hz</u>
0	-	-	-	-	-	-	-	Low pass filter output phase 180 deg
1								<u>0 deg</u>

Table 19. High pass filter (13)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	-	0 1	HPF output phase Speaker0 180 deg <u>0 deg</u>
-	-	-	-	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	-	HPF corner frequency Speaker0 50Hz 60Hz 80Hz 100Hz 120Hz 150Hz 180Hz <u>220Hz</u>
-	-	-	0 1	-	-	-		HPF phase Speaker1 180 deg <u>0 deg</u>
0 0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 1	0 1 0 1 0 1 0 1 1	-	-	-	-	-	HPF corner frequency Speaker1 50Hz 60Hz 80Hz 100Hz 120Hz 150Hz 180Hz <u>220Hz</u>

Table 20. Speaker0/1 source selector (14)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-		0	0	0	Speaker0 source selector
					0	0	1	acin0
					0	1	0	acin1
					0	1	1	acin2
					1	x	x	sub
								<u>main</u>
-	-	-	-	0	-	-		High pass filter bypass Speaker0
				1				Bypass
								<u>High pass filter</u>
-	0	0	0	-	-	-	-	Speaker1 source selector
	0	0	1					acin0
	0	1	0					acin1
	0	1	1					acin2
	1	x	x					sub
								<u>main</u>
0	-	-	-	-	-	-	-	High pass filter bypass Speaker1
1								Bypass
								<u>High pass filter</u>

Table 21. Output gain / speaker2 source selector (15)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	-	0	Pin Influence for output DC level select
							1	<u>Pin</u>
								IIC
0	-	-	-	-	-	0	-	Output DC level
0						1		3.0 V (AC Gain = 6.0 dB)
1						x		4.0 V (AC Gain = 8.5 dB)
								2.5 V (AC Gain = 3.7 dB)
-	-	-	0	0	0	-	-	Speaker2 source selector
			0	0	1			acin0
			0	1	0			acin1
			0	1	1			acin2
			1	x	x			sub
								<u>main</u>
	0	0						Low pass filter bypass
	0	1						Low pass filter
	1	x						Mono-sum bypass
								<u>Stereo bypass</u>

Table 22. Speaker attenuation (0L/0R/1L/1R/2L/2R) (16-21)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	0	0	0	0	0	0	0	Gain/Attenuation
	0	0	0	0	0	0	1	+0dB
	:	:	:	:	:	:	:	+1dB
	0	0	0	1	1	1	1	:
	0	0	1	0	0	0	0	+15dB
	:	:	:	:	:	:	:	+16dB
	0	0	1	0	1	1	1	:
	0	0	1	1	0	0	0	+23dB
	:	:	:	:	:	:	:	Not used
	0	0	1	1	1	1	1	:
	0	1	0	0	0	0	0	Not used
	:	:	:	:	:	:	:	-0dB
	0	1	0	1	1	1	1	:
	:	:	:	:	:	:	:	-15dB
	0	1	1	0	1	1	1	:
	:	:	:	:	:	:	:	-23dB
	1	0	0	0	0	0	0	:
	:	:	:	:	:	:	:	-32dB
	1	1	0	0	0	0	0	:
	:	:	:	:	:	:	:	-64dB
	1	1	0	1	1	1	1	:
	1	1	1	x	x	x	x	-79dB
								<u>mute</u>
0	-	-	-	-	-	-	-	SoftStep action
1								act
								<u>wait</u>

Note: Not used (22-23).

Table 23. Mix (24)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	-	0 1	IIC mix speaker0 <u>Bypass</u> Mix
-	-	-	-	-	-	0 1	-	Mix gain speaker0 0dB (-6dB/-6dB mix) <u>6dB (0dB/0dB mix)</u>
-	-	-	-	-	0 1	-	-	IIC mix speaker1 <u>Bypass</u> Mix
-	-	-	-	0 1	-	-	-	Mix gain speaker1 0dB (-6dB/-6dB mix) <u>6dB (0dB/0dB mix)</u>
-	x	x	x	-	-	-	-	Not used
0 1	-	-	-	-	-	-	-	SoftStep action act <u>wait</u>

Table 24. DC-detector (25)

MSB				LSB				Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	0 0 1 1	0 1 0 1	Spike rejection time Disable 11 μ s 22 μ s 33 μ s
-	-	-	-	0 0 1 1	0 1 0 1	-	-	Zero-comparator Window size $\pm$ 90mV $\pm$ 60mV $\pm$ 45mV $\pm$ 30mV
-	-	-	0 1	-	-	-	-	DC-detector fast charge On Off
x	x	x	-	-	-	-	-	Not used

Note: Not used (26).

Table 25. Test I (27)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	-	0 1	Audio processor testing mode <u>Off</u> On
-	-	-	0 0 0 0 0 0 0 0	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 0 0 1	-	Test multiplexer ⁽¹⁾ SSCLK SMCLK1 SMCLK2 VDDd_Test (2.52V) LSOUT Clock200k V2V REQ_TEST
-	-	-	1 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	-	DCO test multiplexer ⁽¹⁾ SSOUT Zero Left Zero Right SDCLK Vthp reference Vthn reference IntZeroErr VDDa_Test (2.52V)
x	x	x	-	-	-	-	-	Not used

1. The control bit needs both I²C test mode on & sub-address test mode on.

Table 26. Test II (28)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	0 0 1 1	0 1 0 1	Manual set busy signal ⁽¹⁾ Auto Auto <u>Q</u> 1
-	-	-	-	-	-	0 0 1 1	0 1 0 1	Request for clock generator ⁽¹⁾ Allow Allow <u>Stopped</u> Stopped
-	-	-	-	-	0 1	-	-	Clock source ⁽²⁾ External <u>Internal (200kHz)</u>
-	-	-	-	0 1	-	-	-	Oscillator clock ⁽²⁾ 400kHz <u>800kHz</u>
-	-	-	0 1	-	-	-	-	Clock fast mode⁽²⁾ On <u>Off</u>
-	-	0 1	-	-	-	-	-	SoftStep curve ⁽²⁾ <u>S-Curve (soft step time 7.5ms/15ms)</u> Linear Curve (soft step time 5ms/10ms)
x	x	-	-	-	-	-	-	Not used

1. The control bit needs sub-address test mode on.

2. The control bit does not depend on test mode.

Table 27. Test III (29)

MSB							LSB	Function
D7	D6	D5	D4	D3	D2	D1	D0	
-	-	-	-	-	-	-	0 1	Test architecture ⁽¹⁾ <u>Normal</u> <u>Split</u>
-	-	-	-	-	-	0 1	-	Attenuators gain clock control ⁽²⁾ <u>On</u> <u>Off</u>
-	-	-	-	-	0 1	-	-	Enable clock for speaker volume <u>On</u> <u>Off</u>
-	-	-	-	0 1	-	-	-	Enable clock for volume <u>On</u> <u>Off</u>
-	-	-	0 1	-	-	-	-	Enable clock for treble & bass <u>On</u> <u>Off</u>
-	-	0 1	-	-	-	-	-	Enable clock for loudness & middle <u>On</u> <u>Off</u>
x	x	-	-	-	-	-	-	Not used

1. The control bit needs sub-address test mode on.


2. The control bit does not depend on test mode.

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com.

ECOPACK[®] is an ST trademark.

Figure 25. LFQP64 mechanical data and package dimensions



7 Revision history

Table 28. Document revision history

Date	Revision	Changes
31-Oct-2013	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com