

GaAs, pHEMT, MMIC,1/2 W, 20 GHz to 44 GHz, Power Amplifier

Data Sheet **[ADPA7002CHIP](https://www.analog.com/ADPA7002CHIP?doc=ADPA7002CHIP.pdf)**

FEATURES

Output P1dB: 28 dBm (typical at 34 GHz to 44 GHz) PSAT: 30 dBm (typical at 20 GHz to 34 GHz) Gain: 15 dB (typical at 34 GHz to 44 GHz) IP3: 40 dBm (typical) Supply voltage: 5 V at 600 mA Die size: 2.75 mm × 1.805 mm × 0.1 mm

APPLICATIONS

Military and space Test instrumentation

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The ADPA7002CHIP is a gallium arsenide (GaAs), monolithic microwave integrated circuit (MMIC), pseudomorphic high electron mobility transistor (pHEMT), distributed power amplifier that operates from 20 GHz to 44 GHz. The amplifier provides 15 dB of small signal gain, 28 dBm output power at 1 dB gain compression (P1dB), and a typical output third-order intercept (IP3) of 40 dBm. The amplifier requires 600 mA from a 5 V supply on V_{DD2A}, V_{DD2B}, and V_{DD1}. The ADPA7002CHIP also features inputs/outputs (I/Os) that are internally matched to 50 Ω, and facilitates integration into multichip modules (MCMs). All data is taken with the on substrate chip connected via two wire bonds that are 0.025 mm (1 mil) wide and 0.31 mm (12 mils) long.

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADPA7002CHIP.pdf&product=ADPA7002CHIP&rev=A)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

2/2019—Revision 0: Initial Version

SPECIFICATIONS

FREQUENCY RANGE: 20 GHz TO 34 GHz

 $T_A = 25^{\circ}$ C, V_{DD} = 5 V, quiescent drain supply current (I_{DQ}) = 600 mA, for nominal operation, unless otherwise noted.

FREQUENCY RANGE: 34 GHz TO 44 GHz

 $T_{\rm A}$ = 25°C, V_{DD} = 5 V, I_{DQ} = 600 mA, for nominal operation, unless otherwise noted.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to system design and operating environment. Careful attention to printed circuit board (PCB) thermal design is required.

θ_{JC} is the channel to case thermal resistance, channel to bottom of die.

Table 4. Thermal Resistance

 1 θ_{JC} was determined by simulation under the following conditions: the heat transfer is due solely to thermal conduction from the channel through the ground pad to the PCB, and the ground pad is held constant at the operating temperature of 85°C.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge
without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

17236-002

17236-002

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

INTERFACE SCHEMATICS

GND 17236-003 17236-003

Figure 3. GND Interface Schematic

Figure 4. VREF Interface Schematic

Figure 5. V_{DET} Interface Schematic

$$
\begin{array}{c}\n \stackrel{\circ}{\circ} \\
\text{RFIN} \\
\hline\n \end{array}
$$

Figure 6. RFIN Interface Schematic

Figure 8. RFOUT Interface Schematic

Figure 9. V_{DD1}, *V_{DD2A}*, and *V_{DD2B}* Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS

Where I_{DQ} = quiescent drain supply current and I_{DD} (drain current) = RF signal applied to I_{DQ} .

Figure 14. Gain vs. Frequency for Various Quiescent Drain Supply Current (IDQ)

Figure 16. Input Return Loss vs. Frequency for VariousQuiescent Drain **Supply Current (IDQ)**

Figure 17. Output Return Loss vs. Frequency for Various Supply Voltages (V_{DD})

Figure 18. Reverse Isolation vs. Frequency for Various Temperatures

Figure 19. Output Return Loss vs. Frequency for Various Temperatures

Figure 20. Output Return Loss vs. Frequency for Various Quiescent Drain Supply Current (I_{DQ})

Figure 21. Noise Figure vs. Frequency for Various Temperatures

OUTPUT P1dB (dBm) **OUTPUT P1dB (dBm) +85°C +25°C –55°C** $\frac{1}{20}$ 17236-022 17236-022 **22 24 26 28 30 32 34 36 38 40 42 44 FREQUENCY (GHz)**

Figure 22. Output P1dB vs. Frequency for Various Temperatures

Figure 23. Output P1dB vs. Frequency for Various Supply Currents

Figure 24. PSAT vs. Frequency for Various Supply Voltages

Figure 25. Output P1dB vs. Frequency for Various Supply Voltages

Data Sheet **[ADPA7002CHIP](https://www.analog.com/ADPA7002CHIP?doc=ADPA7002CHIP.pdf)**

Figure 28. Power Added Efficiency (PAE) vs. Frequency over Temperature, PAE Measured at PSAT

Figure 29. PAE vs. Frequency for Various Drain Currents (I_{DD}), *PAE Measured at PSAT*

Figure 30. P_{OUT}, Gain, PAE, and Drain Current (I_{DD}) vs. Input Power, Frequency = 26 GHz

Figure 31. PAE vs. Frequency for Various Supply Voltages (VDD), *PAE Measured at PSAT*

Figure 33. POUT, Gain, PAE, and Drain Current (IDD) vs. Input Power, Frequency = 30 GHz

Data Sheet **[ADPA7002CHIP](https://www.analog.com/ADPA7002CHIP?doc=ADPA7002CHIP.pdf)**

Figure 34. POUT, Gain, PAE, and Drain Current (IDD) vs. Input Power, Frequency = 34 GHz

Figure 35. POUT, Gain, PAE, and Drain Current (IDD) vs. Input Power, Frequency = 42 GHz

Figure 36. Output IP3 vs. Frequency for Various Drain Currents (I_{DD}), *POUT per Tone = 12 dBm*

Figure 37. Pout, Gain, PAE, and Drain Current (I_{DD}) vs. Input Power, Frequency = 38 GHz

Figure 38. Power Dissipation (P_{DISS}) vs. Input Power, T_A = 85°C

Figure 39. Output IP3 vs. Frequency for Various Temperatures, P_{OUT} per Tone = 12 *dBm*, I_{DD} = 600 *mA*

Frequencies

Figure 43. Output IP3 vs. Frequency for Various Temperatures, POUT per Tone = 12 dBm, IDD = 800 mA

Figure 44. Output Third-Order Intermodulation (IM3) vs. Pout per Tone for Various Frequencies at V_{DD} = 5 V

Figure 45. Output IM3 vs. Poutier Tone for Various Frequencies at VDD = 4 V (Specifically Tested at Minimum Voltage)

Data Sheet **[ADPA7002CHIP](https://www.analog.com/ADPA7002CHIP?doc=ADPA7002CHIP.pdf)**

Figure 46. Quiescent Drain Supply Current (I_{DQ}) vs. Gate Voltage (V_{GG1})

Figure 47. VREF − VDET vs. Output Power at Various Temperatures, Frequency = 32 GHz

CONSTANT DRAIN CURRENT (I_{DD}) OPERATION

 $T_A = 25^{\circ}$ C, $V_{DD} = 5$ V, $I_{DD} = 800$ mA, for nominal operation, unless otherwise noted. [Figure 48](#page-13-1) throug[h Figure 51](#page-13-2) are biased with the [HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) active bias controller. See the [Biasing the ADPA7002CHIP with](#page-17-1) the HMC980LP4E section for biasing details.

Figure 48. Output P1dB vs. Frequency for Various Temperatures, Data Measured with Constant Drain Current (I_{DD})

Figure 49. PSAT vs. Frequency for Various Temperatures, Data Measured with Constant Drain Current (IDD)

Figure 50. Output P1dB vs. Frequency for Various Supply Currents, Data Measured with Constant Drain Current (I_{DD})

Figure 51. PSAT vs. Frequency for Various Supply Currents Data Measured with Constant Drain Current (I_{DD})

THEORY OF OPERATION

The architecture of the ADPA7002CHIP, a medium power amplifier, is shown i[n Figure 52.](#page-14-1) The ADPA7002CHIP uses a cascaded, three-stage amplifier operating in quadrature between two 90° hybrids.

The input signal is evenly divided into two. Each input signal is amplified through three independent gain stages and the amplified signals are combined at the output. This balanced amplifier approach creates an amplifier with a combined gain of 15 dB and a P_{SAT} value of 30 dBm.

A portion of the RF output signal is directionally coupled to a diode to detect the RF output power (se[e Figure 52\)](#page-14-1). When the diode is dc biased, the diode rectifies the RF power and makes the RF power available for measurement as a dc voltage at the

VDET pin. Temperature compensation is accomplished by referencing a symmetrical diode circuit that is not coupled to the RF output, which contains a dc voltage output, at the V_{REF} pin as shown in [Figure](#page-15-1) 56. The difference of VREF − VDET provides a temperature compensated signal that is proportional to the RF output.

The 90° hybrids ensure that the input and output return losses are >12 dB. See the application circuits i[n Figure 53](#page-15-2) and [Figure](#page-15-3) 54 for further details on biasing the various blocks.

To obtain optimal performance from the ADPA7002CHIP and avoid damaging the device, follow the recommended biasing sequences described in th[e Biasing Procedures](#page-17-0) section.

ADPA7002CHIP ASSEMBLY AND CIRCUIT DIAGRAMS

Figure 56. Power Detector Circuit

ALTERNATE ASSEMBLY DIAGRAM

The ADPA7002CHIP die is symmetric and can be biased from either the north side or the south side (se[e Figure 57\)](#page-16-1) with equivalent performance.

BIASING PROCEDURES

The ADPA7002CHIP is a GaAs, pHEMT, MMIC power amplifier. Capacitive bypassing is required for all V_{GGx} and V_{DDx} pads (see [Figure](#page-15-3) 54). The internal connections of the bypass capacitors are shown i[n Figure](#page-15-1) 56.

V_{GG1} and V_{GG2} are gate bias pads. V_{DD2A} and V_{DD3A} are drain bias pads for the first stage. V_{DD2B} and V_{DD3B} are drain bias pads for the second stage. V_{DD1} and V_{DD2} are drain bias pads for the third stage.

All measurements for this device are taken using the typical application circuit (see [Figure](#page-15-3) 54) and configured as shown in the assembly diagram (se[e Figure 53\)](#page-15-2).

Adhere to the following bias sequence during power-up:

- 1. Connect GND to RF and dc ground.
- 2. Set the V_{GG1} and V_{GG2} voltage to −2 V.
- 3. Set all the drain bias voltages, $V_{\text{DDX}} = 5$ V.
- 4. Increase the gate bias voltage to achieve a quiescent current, $I_{\text{DQ}} = 600 \text{ mA}.$
- 5. Apply the RF signal.

Adhere to the following bias sequence during power-down:

- 1. Turn off the RF signal.
- 2. Decrease the gate bias, V_{GG1}, and V_{GG2} voltages to −2 V to achieve $I_{\text{DO}} = 0$ mA (approximately).
- 3. Decrease all drain bias voltages to 0 V.
- 4. Decrease the gate bias voltage to 0 V.

Simplified bias pad connections to dedicated gain stages, as well as dependence and independence among pads are shown in [Figure](#page-15-3) 54.

Table 6. Power Selection Table^{1,2}

¹ Data taken at the following nominal bias conditions: $V_{DD} = 5 V$, $T_A = 25^{\circ}C$. ² Adjust V_{GG1} and V_{GG2} from −2 V to 0 V to achieve the desired drain current.

The $V_{DD} = 5$ V and $I_{DQ} = 600$ mA bias conditions are recommended to optimize overall performance. Unless otherwise noted, the data shown in th[e Typical Performance Characteristics](#page-6-0) section is taken using the recommended bias conditions. Operating the [ADPA7002CHIP](http://www.analog.com/ADL7003?doc=ADL7003.pdf) at different bias conditions can provide performance that differs from what is shown i[n Table 1](#page-2-3) and [Table 2.](#page-2-4) Biasing th[e ADPA7002CHIP](http://www.analog.com/ADL7003?doc=ADL7003.pdf) for higher drain current typically results in higher P1dB, output IP3, and signal gain at the expense of increased power consumption (see [Table 6](#page-17-2) for bias selection per performance).

BIASING THE ADPA7002CHIP WITHTHE [HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)

Th[e HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) is an active bias controller that is designed to meet the bias requirement for enhancement mode and depletion mode amplifiers like the ADPA7002CHIP. Th[e HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)

provides constant current biasing over temperature and device to device variation. Additionally, th[e HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) properly sequences gate and drain voltages to ensure safe amplifier operation, and offers self protection in the event of a short circuit. The active bias controller contains an internal charge pump that generates negative voltage that is needed for the ADPA7002CHIP gate and that can also be used as an external negative voltage source.

For more information regarding the usage o[f HMC980LP4E,](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) refer to th[e HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) data sheet and the [AN-1363](https://www.analog.com/media/en/technical-documentation/application-notes/AN-1363.pdf?doc=ADPA7002CHIP.pdf) application note.

Figure 58. Functional Diagram o[f HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)

Application Circuit Setup

[Figure 59](#page-18-0) shows a schematic of an application circuit of the [HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) used with the ADPA7002CHIP. Refer t[o Figure](#page-18-1) 60 for an application circuit diagram if using external negative supply for the VNEG pin.

In the application circuit, the ADPA7002CHIP drain voltage and drain current are set by the following equations:

VDRAIN (5 V) = V_{DD} (5.68 V) – *IDRAIN* (800 mA) \times 0.85 Ω

 $IDRAIN = 150 \Omega \times R10 (187 \Omega)$

where:

VDD is the supply voltage to th[e HMC980LP4E.](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)

IDRAIN is the output current from Pin 17 and Pin 18 on the [HMC980LP4E.](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)

Limiting VGATE to Meet ADPA7002CHIP V_{GGx} AMR *Requirement*

When using the ADPA7002CHIP with the [HMC980LP4E,](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) the minimum voltages for VNEG and VGATE need to be limited to −1.5 V to keep them within the absolute maximum ratings (AMR) limit for the ADPA7002CHIP V_{GGx} pad. This is accomplished by setting the R15 resistor and the R16 resistor to the values shown in [Figure 59](#page-18-0) an[d Figure](#page-18-1) 60. Refer to the [AN-1363](https://www.analog.com/media/en/technical-documentation/application-notes/AN-1363.pdf?doc=ADPA7002CHIP.pdf) application note for more information and calculations for R15 and R16.

Data Sheet **[ADPA7002CHIP](https://www.analog.com/ADPA7002CHIP?doc=ADPA7002CHIP.pdf)**

Figure 59. Application Circuit using th[e HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) with the ADPA7002CHIP

Figure 60. Application Circuit using the [HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) with the ADPA7002CHIP as an External Negative Voltage Source

Proper dc supply sequencing is required to prevent damage to [HMC980LP4E.](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) Adhere to the following power-up sequence steps:

- 1. Set VDIG, the voltage supply input (Pin 9) for the [HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) digital circuit (se[e Figure 60\)](#page-18-1) to 3.3 V.
- 2. Set S0, the digital control pin (Pin 3) that sets the internal field effect transistor (FET) and the internal [HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) resistor (RDS) resistance (se[e Figure 60\)](#page-18-1) to 3.3 V.
- 3. Set the V_{DD} pin to 5.68 V.
- 4. Set VNEG to −1.5 V. This step is not needed if using internally generated voltage.
- 5. Set the EN pad to 3.3 V. Transitioning from 0 V to 3.3 V turns on the VGATE and VDRAIN pads.

Adhere to the following power-down sequence steps:

- 1. Set the EN pad to 0 V. Transitioning from 3.3 V to 0 V turns off the VDRAIN and VGATE pads.
- 2. Set VNEG to 0 V. This step is not required if using internally generated voltage.
- 3. Set the V_{DD} pin to 0 V.
- 4. Set S0 to 0 V.
- 5. Set VDIG to 0 V.

When th[e HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) bias control circuit has been set up, the ADPA7002CHIP bias can be toggled on and off by applying 3.3 V or 0 V to the EN pad. If EN is set to +3.3 V, VGATE drops to −1.5 V and VDRAIN is turned on at +5 V. VGATE rises in voltage until IDRAIN equals 800 mA. The closed control loop then regulates IDRAIN at 800 mA. When the EN pad equals 0 V, VGATE is automatically set to −1.5 V and VDRAIN is set to 0 V (se[e Figure 61 a](#page-19-0)n[d Figure 62\)](#page-19-1).

Figure 61. Turn On-HMC980LP4E Outputs to the ADPA7002CHIP

Figure 62. Turn Off[—HMC980LP4E O](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)utputs to the ADPA7002CHIP

Constant Drain Current Biasing vs. Constant Gate Voltage Biasing

The [HMC980LP4E u](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)ses closed loop feedback to continuously adjust VGATE to maintain a constant gate current bias over dc supply variation, temperature and part to part variation. Constant drain current bias is an excellent method for reducing time in calibration procedures and to maintain consistent performance over time.

In comparison to a constant gate voltage bias, where the current increases when RF power is applied, a constant drain current has a slightly lower output P1dB. This effect can be seen in [Figure 64 a](#page-20-0)nd [Figure 66,](#page-20-1) where RF performance is slightly lower than constant gate voltage bias operation. RF performance is lower due to a lower drain current at high input power levels as the [HMC980LP4E r](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)eaches 1 dB compression.

The output P1dB performance for the constant drain current bias improves if the constant gate voltage bias is increased. By increasing the set current towards I_{DD}, the output P1dB increases up to the RF drive in the constant gate voltage bias condition shown i[n Figure 64.](#page-20-0)

The current and temperature limit of I_{DD} under the constant current operation is usually set by the thermal limitations found in the table from th[e Absolute Maximum Ratings s](#page-3-0)ection along with the maximum power dissipation specification. Increasing the I_{DD} does not indefinitely increase the actual output P1dB and the power dissipation increases. Therefore, consider the trade-off between power dissipation and output P1dB performance when using constant drain current biasing.

Testing th[e HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf)

After biasing the ADPA7002CHIP with the [HMC980LP4E](https://www.analog.com/HMC980LP4E?doc=ADPA7002CHIP.pdf) at the application nodes, compare the results to [Figure 63](#page-20-2) t[o Figure](#page-20-1) 66 to verify that the biasing procedure is correct.

Figure 63. I_{DD} vs. Input Power (P_{IN}), $V_{DD} = 5$ V, Frequency = 32 GHz, *Constant Current Bias and Constant Voltage Bias*

Figure 64. P_{OUT} vs. P_{IN}, *V_{DD}* = 5 *V*, *Frequency* = 32 GHz, *Constant Current Bias and Constant Voltage Bias*

Figure 65. PAE vs. P_{IN}, V_{DD} = 5 V, Frequency = 32 GHz, Constant Current Bias and Constant Voltage Bias

Figure 66. Output P1dB vs. P_{IN}, V_{DD} = 5 V, Frequency = 32 GHz *Constant Current Bias and Constant Voltage Bias*

MOUNTING AND BONDING TECHNIQUES FOR MILLIMETER WAVE GAAS MMICS

Attach the die directly to the ground plane with conductive epoxy (see the [Handling Precautions](#page-21-1) section[, Mounting](#page-21-2) section, an[d Wire Bonding](#page-21-3) section for instructions).

Microstrip, 50 Ω transmission lines on 0.127 mm (5 mil) thick alumina, thin film substrates are recommended to send the RF to and from the chip. Raise the die 0.075 mm (3 mil) to ensure that the surface of the die is coplanar with the surface of the substrate.

Place the microstrip substrates as close to the die as possible to minimize ribbon bond length. Typical die to substrate spacing is 0.076 mm to 0.152 mm (3 mil to 6 mil). To ensure wideband matching, a 15 fF capacitive stub is recommended to be placed on the PCB board before the ribbon bond. Se[e Figure 67](#page-21-4) and [Figure 68](#page-21-5) for details.

Figure 67. High Frequency Input Wideband Matching

Figure 68. High Frequency Output Wideband Matching

Handling Precautions

To avoid permanent damage to the die, follow these storage, cleanliness, static sensitivity, transient, and general handling precautions:

- Place all bare die in either waffle or gel-based ESD protective containers and then seal the die in an ESD protective bag for shipment. After the sealed ESD protective bag is opened, store all die in a dry nitrogen environment.
- Handle the chips in a clean environment. Do not attempt to clean the chip using liquid cleaning systems.
- Follow ESD precautions to protect against ESD strikes.
- When the bias is applied, suppress instrument and bias supply transients. Use a shielded signal and bias cables to minimize inductive pickup.
- Handle the chip along the edges with a vacuum collet or with a sharp pair of tweezers. The chip surface has fragile air bridges and must not be touched with a vacuum collet, tweezers, or fingers.

Mounting

Before the epoxy die is attached to the ADPA7002CHIP, apply a minimum amount of epoxy (must order separately) to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip after it is placed into position. Cure the epoxy per the schedule of the manufacturer.

Wire Bonding

RF bonds made with 0.003 inch \times 0.0005 inch gold ribbon are recommended to be used with the RF ports. These bonds must be thermosonically bonded with a force between 40 *g* to 60 *g*. DC bonds of 0.001 inch (0.025 mm) in diameter, thermosonically bonded, are recommended for bond wire connections. Create ball bonds with a force between 40 *g* to 50 *g*, and wedge bonds with a force between 18 *g* to 22 *g*. Create all bonds with a nominal stage temperature of 150°C. Apply a minimum amount of ultrasonic energy to achieve reliable bonds. Keep all bonds as short as possible, less than 12 mil (0.31 mm).

Alternatively, short $(\leq 3$ mil) RF bonds made with two 1 mil wires can be used in place of the gold ribbon.

OUTLINE DIMENSIONS **2.750 0.075 [×] 0.075 (Pads 3, 5, 8, 17, ²⁰ and 22) 0.100 0.200 0.120 0.145 [×] 0.094 (Pads ⁹ and 16) 0.080 0.010 3 5 8 4 1 10 11 11** \boxtimes 1@20B **0.578 0.782 0.095 [×] 0.195 (Pads ² and 13) 12 0.204 2 13 0.204 1.805 1 0.782 0.578 0.010 20 17 22 21 19 18 15 14 16 0.110 SIDE VIEW TO (CIRCUIT SIDE) 0.080 *AIR BR IDGE AR EA 0.095 [×] 0.095 (Pads 1, 4, 6-7,10-12, 14-15, 18-19 and 21) 0.219** $01 - 04 - 2019 - A$ **01-04-2019-A 0.432 0.458 0.302 0.459 0.319 0.111 0.112 0.178 *This die utilizes fragile air bridges. Any pickup tools used must not contact this area.** *Figure 69. 22-Pad Bare Die [CHIP] (C-22-3) Dimensions shown in millimeters*

ORDERING GUIDE

¹ The ADPA7002C-KIT is a sample order of two devices.

©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D17236-0-7/19(A)

Rev. A | Page 23 of 23