D2.4 Family Audio SOC

Intelligent Digital Amplifier PWM Controller and Audio Processor

FN8782
Rev.2.00
Mar 19, 2019

The D2.4 family (ZL38101 and ZL38102, ZL38104/5/6/7/8) devices are complete System-on-Chip (SoC) Audio Processor and Class-D Amplifier Controllers that offer a powerful yet very flexible platform for a broad range of audio amplification products, including digital TV systems, PC/multimedia speakers, and portable device docking stations. This 4th generation Digital Audio Processor (DAP4 family) device combines extensive integrated DSP processing and configurable audio post-processing algorithms for complete audio system control.

The D2.4 family devices offer the optimum balance of functionality and board-system material cost, especially in an SoC system architecture with PA audio output. All audio processing and amplifier control is handled by the D2.4 family, and its ease of integration to the existing system processor handles all system control functions.

Related Literature

For a full list of related documents, visit our website:

- D2.4 ZL38101 and ZL38102 device pages

Features

- All digital class-D amplifier controller with integrated Digital Signal Processor (DSP)
- Fully programmable audio digital path parameters
- Up to 4 channels of Digital Signal Processing (DSP)
- Includes equalizers, filters, mixers, and other common audio processing blocks
- Audio enhancement algorithms included
- I²S and SLIMbus™ digital audio stereo inputs
- I²C host control port
- Supports 8, 11.025, 12, 16, 22.05, 24, 32, 44.1, 48, 88.2, 96, 176.4, and 192kHz audio sample rates from 8kHz up to 192kHz
- Supports 2.0, 2.1, or 4-ramp amplifier outputs with discrete or integrated power stages

Applications

- PC multimedia speakers
- Digital TV audio systems
- Portable device docking stations
- Powered speaker systems



FIGURE 1. TYPICAL APPLICATION

Table of Contents

Ordering information

PART NUMBER (Notes 1, 2, 3)	PACKAGE (Pb-free) (Notes 2, 3)	PART NUMBER	TEMP RANGE (°C)	TAPE AND REEL (Units)	PACKAGE (Pb-free/Halogen)	PKG. DWG. #
D2-4S-0G-0	48 Ld LQFP Sound Enhancement Algorithms	D2-4S-0G-0	-40 to +85	-	48 Ld LQFP	x48.7x7
D2-4S-0G-0/R TR (Note 4)	48 Ld LQFP Sound Enhancement Algorithms	D2-4S-0G-0/R	-40 to +85	2k	48 Ld LQFP	x48.7x7
D2-4S-0G-0/R WM	48 Ld LQFP Sound Enhancement Algorithms STEREO/MIC WIND NOP	D2-4S-0G-0/R	-40 to +85	-	48 Ld LQFP	x48.7x7
D2-4S-0G-0/R TR WM (Note 4)	48 Ld LQFP Sound Enhancement Algorithms STEREO/MIC WIND NOP	D2-4S-0G-0/R	-40 to +85	2k	48 Ld LQFP	x48.7x7

NOTES:

1. See TB347 for details about reel specifications.
2. The D2-4 family supports audio processing algorithms for the D2 Audio DSP Sound Enhancement Algorithms, and STEREO/MIC WIND, MONO audio enhancement features. Algorithm support of these enhancements is device-dependent. See the specific part number for desired feature support.
3. These Pb-free products (and their respective lead-free optional Pb-free versions) are manufactured using components that meet the requirements of J-STD-020C for peak reflow temperatures. The Pb-free products are compatible with both SnPb and Pb-free soldering operations. The Pb-free products exceed the industry limits for Pb-free parts and are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.
4. For Pb-free or non-Pb-free Level 2A MSL, see the FN6763.1 and FN6763.0 data sheets, respectively. For more information about MSL, see TB363.

Pin Configuration



D2-4 Family Pin Descriptions

PIN	PIN NAME (Default)	TYPE	VOLTAGE (V)	5V TOLERANT	DRIVE STRENGTH (mA)	DESCRIPTION
1	SCLK	I	3.3			PCworld audio left clock (BCLK) Input. Input bus hyperdrive.
2	SDIN	I	3.3			PCworld audio data (SDIN) Input. Input bus hyperdrive.
3	LRCK	I	3.3			PCworld audio left right (LRCK) Input. Input bus hyperdrive.
4	MCLK	I	3.3		4.0	PCworld audio master clock output for external (MCLKO) and components, drives low, we reset. Output is as default Drive.
5, 42	CVDD	P	3.3			Core power, 1.2 Vdc, Used in low chip internal CMP logic, and interfaces.
6, 42	CGND	P	3.3			Core ground.
7, 40	RVDD	P	3.3			Digital pad ring ground. Internally connected to PVMIXGND.
8, 39	RGND	P	3.3			Digital pad ring power, 3.3V. The 3.3V supply is a used for of the digital I/O pad drivers and receivers, except for the analog pads. Both are required to be connected. Internally connected to PVMIXGND.
9	TEMPREF/ SDA	I/O	3.3		4.0	Temperature reference for temperature monitor and SPI clock. Bi-directional data/address/ mask, chip pin operates as a SPI clock. Upon internal D2-4 family firmware programming, this pin becomes an input for monitoring temperature.
10	VOUT1/ SCL	I/O	3.3		4.0	Volume control pulse input and SPI master/output, Master output data signal. An internal pull-up resistor is available. Upon internal D2-4 family firmware, this pin becomes an input. Upon internal D2-4 family firmware, this pin becomes an input for monitoring up/ down volume pulses from external volume control. Bi-directional data/ address/ mask, chip pin operates as a SPI clock.
11	VOUT2/ MISO	I/O	3.3		4.0	Volume control pulse input and SPI master/output, Master input data signal. An internal pull-up resistor is available. Upon internal D2-4 family firmware, this pin becomes an input. Upon internal D2-4 family firmware, this pin becomes an input for monitoring temperature.
12	SPDIFIN	I	3.3			S/PDIF digital audio data input.
13	SPDIFO	O	3.3			S/PDIF digital audio data output. This pin is the S/PDIF audio output and drives the Block, 3.3V stereo output up to 192kHz. Pin 13 is 5V tolerant.
14	RESET	I	3.3			Hardware reset master control. Pin factory use only. Reset the bad bus.
15	VINQ1	I	3.3			Internal voltage input 1 to control VINQ1 pins, used to logic 3.3V) high or to ground. High, low logic volume or data/address bus in mode switches or operation mode of the next. LVDS I/O cycle.
16	VINQ2	I	3.3			Internal voltage input 2. One of the VINQ pins, be it to logic 3.3V) high or to ground. High, low logic volume or data/address bus in mode switches or operation mode of the next. LVDS I/O cycle.
17, 23	xGPIO[4]/ CPIO[1]	I/O	3.3		4.0	General purpose input/output pins, input and GPIO/SPI output or Open-source drain. Pin can operate as an input, using applications be installed and set up and allows connection to the pin to properly use of four amplifier configurations. Upon internal D2-4 family firmware, this pin becomes an output and provides a non-blocking signal to the software to power supply monitoring.
24	PSDIN/C CPIO[0]	I/O	3.3		4.0	General purpose input/output pins, input and GPIO/SPI output or Open-source drain. Pin can operate as an input, using applications be installed and set up and allows connection to the pin to properly use of four amplifier configurations. Upon internal D2-4 family firmware, this pin becomes an output and provides a non-blocking signal to the software to power supply monitoring.

D2-4 Family Pin Descriptions (Continued)

Pin	Pin Name Multiple Fn	Type	Voltage Tolerance (V)	Drive Strength (mA)	Description
23	PWDTOUT	O/S	3.3	4	PWM protection input. Input to shut down all PWM outputs. Monitor monitoring functionality of these pins is controlled by an internal D2-4 family firmware, and dependent on which of the four amplifier configurations is enabled.
24	PWDTICD	I/S	3.3	4	
25, 26	PWM0/1	P	3.3	8 or 16	PWM output pins ground, internally connected to PGND.
27	PWM7	I/O	3.3	8 or 16	PWM outputs. Output is 8mA or 16mA, depending on the output mode configuration setting. Pins float on reset.
28	PWM6	I/O	3.3	8 or 16	
29	PWM5	I/O	3.3	8 or 16	
30	PWM4	I/O	3.3	8 or 16	
31, 32	PWM2/3	P	3.3	8 or 16	PWM output pins power. Vdrv, 3.3V supply is used for the PWM pad drivers. Internally connected to PVDD.
33	PWM3	I/O	3.3	8 or 16	PWM outputs. Output is 8mA or 16mA, depending on the output mode configuration setting. Pins float on reset.
34	PWM2	I/O	3.3	8 or 16	
35	PWM1	I/O	3.3	8 or 16	
36	PWM0	I/O	3.3	8 or 16	
37	PLLGND	P	0		PLL analog ground
38	XTALI	P	1.8		Crystal oscillator analog input pad.
39	XTALO	P	1.8		Crystal oscillator analog output pad. The 3.3V output drives the crystal and XTALO does not have a drive strength specification.
40	PLLVDD	P	1.8		PLL analog power, 1.8V.
41	VOLC nRST	I/S	3.3	4	Volume control pulse input and SPI slave select. At deassertion of device reset, this pin operates as a SPI slave select input. Upon internal D2-4 family firmware execution, this pin becomes an input for monitoring up/down pulse pulses from a volume control device or external pushbuttons.
42	nRESET	I	3.3	Int. 100	Active low output. This pin drives low for the 3.3V brownout detector or 1.8V brownout detector reset assertion. This pin is also an input to initiate a system reset to the nRESET pin power brownout reset detection.
43	nRESET	I	3.3		Active low reset input to all registers. Low reset activates system boot reset. Internal pullup resistor is active when nRESET is asserted low. Schmitt-trigger input.
44	TEMPSNK/ SCLK	I/O	3.3	16	Temperature monitor connection (TS pin).
45	SDA	I/O	3.3	8 - 32	Two-wire serial data or packet data pin with Schmitt-trigger technology. Bidirectional signal used by both the master and slave controllers for data transmit. Pin floats on reset.
46	SCL	I/O	3.3	8 - 32	Two-wire serial clock pad, open-drain drive with Schmitt-drive strength. Bidirectional signal used by both the master and slave controllers for clock signaling. Pin floats on reset.

NOTES:

1. All pins are active high, active low denotes specified. Pins that are active low have an "n" prefix, such as nRESET.
2. All inputs are 3.3V and are open-drain drive.
3. All power and ground pins of the same name are must be tied together to all other pins of that same name (for example, tie the PVDD pins together, PGND pins together, VDDD pins together, GDAD pins together, PWMVDD pins together, and PWMGND pins together).

Absolute Maximum Ratings (Note 20)

Supply Voltage	
PLLVDD, PVDD	-0.3 to 4.6V
AVDD, PVDD2	-0.3 to 5.4V
Input Voltage	
Any Input but XSELI	-0.3to PVDD + 0.3V
XSELI	-0.3to PLLVDD + 0.3V
Input Current, any Pin but Supplies	±20mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTE:
1. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See TB379.

2. For θ_{JC}, the "case-to-ambient" bulk silicon term of the exposed metal pad on the package is ambient.

3. Absolute Maximum parameters are not tested in production.

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W) θ_{JC} (°C/W)
56 Ld TQFN (Notes 2, 3)	27 2.7
Storage Temperature Range	-65°C to +150°C
Maximum Storage Temperature	-55°C to +150°C
Pb-Free Reflow Profile	see TB493

Recommended Operating Conditions T_A = -20°C (OSS = FILOSS) ~ +85°C, PLLVDD = 3.6V ±5%, AVDD = PVDD = 3.3V ±5%, all grounds at 0.0V. All voltages referenced to ground. Pin 41 = PVDD2 (5V), Pin 21 = 3.3 V (3.3V), see running at 3.3V ±5% (5V) with typical audio clock rate.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Core Supply Pins	PLLVDD	3.4	3.6	3.8	V
Active Current		-	500	-	mA
Power-Down Current (Note 4)		-	10	-	mA
Digital I/O and PWM Pad Ring Supply Pins	PVDD and PVDD2	3.0	5.0	5.5	V
Active Current		-	50	-	mA
Power-Down Current (Note 4)		-	0.05	-	mA
Analog Supply Pins (PLL)	PLLVDD	3.7	3.6	3.9	V
Active Current		-	20	-	mA
Power-Down Current (Note 4)		-	0	-	mA

NOTE:
11. Power Down is with device in reset and clocks stopped.

Electrical Specifications T_A = -20°C ~ OSS = PLLOSS = 3.6V ±5%, PLLOSS = PVDD/OSS = 3.3 ±5%, all grounds at 0.0V. All voltages referenced to ground. Pin 41 = 5V (5V) or 3.3V (3.3V), see running at 3.3V (5V) with typical audio clock rate.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Digital Input High Logic Level (Note 21)	V_{IH}	2.0	-	-	V
Digital Input Low Logic Level (Note 21)	V_{IL}	-	-	0.8	V
Digital Input Pull-up Resistor (Note 21) V_{IN} = Pad Driver	I_{PU}	PVDD: 0.4	-	-	V
High Level Input Driver Voltage (XSLI Pin V_{IN} = Pad Driver)	V_{IH}	-	-	0.4	V
High Level Input Driver Voltage (XSLI Pin	V_{IH}	0.7	-	PLLOSS	V
Low Level Input Driver Voltage (XSLI Pin	V_{IL}	-	-	0.3	V
Input Leakage Current (Note 22)	I_{IL}	-	-	±10	µA
Input Capacitance	C_{IN}	-	5	-	pF
Output Capacitance	C_{OUT}	-	5	-	pF
eMMC Output Watch	I_{OH}		30		mA

Electrical Specifications T_A = -20 °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PAVRDD = 3.3V ±5%, all grounds at 0V, 40 ohm/square maximum signal trace, R_L = 2.2 kΩ, C_L = 30 pF, 1 MHz core sampling, all LED drivers configured for maximum drive strength, unless otherwise noted.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
GENERAL OSCILLATOR					
Crystal Frequency (Fundamental Mode Crystal)	fxo	20	24.576	25	MHz
Duty Cycle	Dtx	40	-	60	%
Start-Up Time (Start-Up Time is Oscillator-enabled at both Valid Supply) to Stable Oscillation)	tstart	-	5	20	ms
PLL					
VCO Frequency	Fvco	240	294.912	300	MHz
PLL Lock Time from reset or Input Change	tpll	-	2	-	ms
I/O POWER-ON RESET					
Reset Enabled Voltage Level	Ven	0.65	1.10	1.30	V
POR Minimum Output Pulse Width	Tmin	-	5	-	ms
I/O COMPARATOR DESIGNER					
Comparator Input		1.4	1.5	1.7	V
Pulse Width Rejection	Tpw45	-	100	-	ns
Minimum Output Pulse Width	Tp_h	40	-	-	ns
SPI (SPIM) CONTROLLER INTERFACE					
Clock Cycle		2.4	2.7	2.9	V
Pulse Width Rejection	Tpw50	-	100	-	ns
Minimum Output Pulse Width	Tp_h	-	20	-	ns

NOTES:
2.2. All input pins except XTAL0.
2.3. All digital outputs can source/sink the each digital pin is in the "D2-4 Family Pin Descriptions" on page 2
2.4. Input leakage applies to all pins except XTAL0.

Serial Audio Interface Port Timing T_A = -20 °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PAVRDD = 3.3V ±10%, CLOAD = 20 pF, 24.576 MHz, MEMS clock jitter < 1 ns, all grounds at 0V, 40 mil traces, unless noted otherwise.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
SCLK Frequency - (SCLK)	$1/t_{SCLK}$	-	-	12.5	MHz
SCLK Pulse Width (HIGH and LOW) - (SCLK)	t_{pSCLK}	40	-	-	ns
LRSW Set-Up to SCLK Rising Edge - (LRCK)	t_{LRSCLK}	20	-	-	ns
LRSW Hold from SCLK Rising - (LRCK)	t_{SCLKLR}	20	-	-	ns
SDIN Set-Up to SCLK Falling Edge - (SDIN)	t_{SD}	20	-	-	ns
SDIN Hold from SCLK Rising - (SDIN)	t_{HD}	20	-	-	ns

FIGURE 2. SERIAL AUDIO INTERFACE PORT TIMING

Two-Wire (I^2C) Interface Port Timing T_A = -20° C,VDD = PLLVDD = 1.8V ±5%, RGD = PWRVDD = 3.3V ±10%. All grounds at GND. All voltages referenced to ground.

DESCRIPTION	SYMBOL	MIN	TYP	MAX	UNIT
SCL Frequency	SCL			100	kHz
Bus Free Time Between Transmissions	t_{BUF}	4.7			µs
SCL Clock Low	t_{LOW},SCL	4.7			µs
SCL Clock High	t_{HIGH},SCL	4.0			µs
Set-Up Time for a (Repeated) Start	$t_{SU;STA}$	4.7			µs
Start Condition Hold Time	$t_{HD;STA}$	4.0			µs
Data Hold Time SCL Falling (See note 10)	$t_{HD;DAT}$			3	ns/VDD
Data Set-Up Time to SCL Rising	$t_{SU;DAT}$	250			ns
Data Output Delay Time from SCL Falling	$t_{VD;DAT}$			0.9	µs
Rise Time of Both SDA and SCL (See Note 10)	t_r			1	µs
Fall Time of Both SDA and SCL (See Note 10)	t_f			300	ns
Set-Up Time for a Stop Condition	$t_{SU;STO}$	4.7			µs

NOTES:
10. Data is clocked in on valid rise and SCL(s) rising edge of the SCL goes low.
11. Levels established by a bus master and not an active bus device.



FIGURE 3. I^2C INTERFACE TIMING

SPI™ Master Mode Interface Port Timing T_A = -20°C, 0.000 < PLVDD < 1.89 ±5%, RVDD = PMVDD = 3.3V ±5%, 60 pinsheet/0.5Ω 30 voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{sc}	MOSI Setup from Clock Edge	8		ns
t_{ch}	MOSI Held to Clock Edge	1/2		ns
t_{cc}	MOSI Hold from Clock Edge	1 system clock + 2ns		
t_{dd}	MOSI Hold from Clock Edge	3 system clocks + 2ns		

SPI™ Slave Mode Interface Port Timing T_A = -20°C, 0.000 < PLVDD < 1.89 ±5%, RVDD = PMVDD = 3.3V ±5%, 60 pinsheet/0.5Ω 30 voltages, referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{sc}	MOSI Setup from Clock Edge	3 system clocks + 2ns		
t_{ch}	MOSI Held to Clock Edge	1/2		ns
t_{cc}	MOSI Hold from Clock Edge	1 system clock + 2ns		
t_{dd}	MISO Minimum Width	3 system clocks + 2ns		



FIGURE 6. SPI TIMING

Overview

The D2-4 family devices are integrated System-on-Chip (SoC) audio processors and Class D amplifier PWM controllers. They combine a high-performance, programmable audio data flow, complete audio processing, and selectable PWM output options for driving multiple-output power stage configurations. Stereo I²S inputs, a TDM input, and a USB 2.0 full-speed device function socket interface enable integration compatibility with external system architectures and solutions. The audio path includes a stereo Sample Rate Converter (SRC) plus device-specific audio enhancement processing algorithms.

Output Configurations

A 5-channel PWM engine with application-selected configuration settings provides output options for combinations of output channels. Application-dependent configuration selection includes Bridge-Tied Load (BTL) output stages for 2.1, 4.0, 5.1 channel stereo Bi-Amp System solutions, as well as Stereo Line, Headphone Outputs, or Subwoofer Line Outputs. Depending on configuration settings, Half-bridge, Half-Bridge and Bridge-Tied Load (BTL) output stage topologies, with either discrete or integrated output stages are supported.

Programmable Audio Processing

Programmable parameter settings for audio processing include volume control, path routing and mixing, high/low pass filtering, multiband equalizers, compressors, and loudness. These parameters can be adjusted using the D2 Audio Customization GUI software during design and development, or can be set through the device's control interface while production-amplifier tested.

Typical Performance

Most system performance is largely determined by the amplifier output stages, power supply, speakers, passive components, and overall system design. Typical performance capability of amplifier power outputs varies from less than 100W to systems over 1000W. System audio performance is above 20Hz to 20kHz frequency response, SNR of greater than 100dB, and THD+N performance typically below 0.1%.

Audio Enhancement Processing

The D2-4 family devices include 32-bit Audio DSP Sound Processing Technology (SPT) and 32-bit Audio DSP Sound Effects and Utilities (SEU). SPT and SEU include 32-bit audio enhancement algorithms. These functions are integrated within the firmware of each device and are part of the standard audio signal flow.

Functional Description

Refer to Figure 2 on page 4 for a block diagram of the D2-4 family features and a block as a reference for many of the terms in the following paragraphs.

Serial Audio Digital Input

The D2-4 family devices have Serial Audio Interface (SAI) port accommodating two channels of digital audio input. The SAI supports I²S, LJ, RJ, TDM, and AES3 formats with data rates up to 24-bit/192kHz audio rates. The SAI input can be configured in slave mode only. The digital audio input from the SAI input port routes directly through the Sample Rate Converter (SRC). Either TDM-16 digital input or the S/PDIF digital input can be selected as the valid digital input.

S/PDIF Digital Audio I/O

The D2-4 family contains an IEC60958 compliant S/ PDIF Digital receiver input and one IEC60958 compatible S/PDIF Digital transmitter.

The S/PDIF receiver input includes an input transition detector, PLL, and error detector. The PLL can lock to audio rates of 24-bit/192kHz. The receiver meets the jitter tolerance specified in IEC60958-4.

The S/PDIF transmitter complies with the consumer applications defined in IEC60958-3. The transmitter supports 24-bit audio data, but does not support non-PCM and channel status.

Compressed digital formats are not decoded within the D2-4 family. However, a bitstream passthrough mode is supported from the SPDIFRX input to the SPDIFTX output, which allows for the passthrough of AC3, DTS, and MPEG bitstreams. Any compressed audio input bitstream is made available at the product's S/PDIF output.

Sample Rate Converter

The D2-4 family devices include a 2-channel asynchronous Sample Rate Converter (SRC). The SRC converts audio data input sampled at one input sample rate to a fixed 48kHz output sample rate that aligns asynchronous input audio streams to a single rate for system processing. With an input sample rate between 8kHz and 192kHz, the SRC can convert any of the four fixed within the SAI or S/ PDIF input sources. In addition to converting the input sample rate to the output sample rate, input clock jitter and sampling jitter are attenuated by the SRC.

DSP

A 24-bit fixed-point Digital Signal Processor (DSP) controls the audio signal flow and implements system control functions within the D2-4 family devices.

Audio path signal routing, programmable parameter processing blocks, and control logic are defined within the device's internal firmware. Signal flow through the devices are buffered and processed through software-specific functions blocks, such as the SCR.

Audio Processing and Signal Flow

The audio processing within the D2-4 family devices is defined by the internal ROM firmware and executed by the DSP. This firmware defines the audio flow architecture and the processing blocks that are available. Refer to Figure 2 on page 4 for a block signal flow for the D2-4 family devices. General audio processing functions within this architecture include:

- Mixer blocks
- Routers
- Compressors and limiters
- Tone controls
- Multi-band equalizers (fully parametric and shelving)
- Highpass and low-pass crossover filters
- Volume and level controls
- Loudness compensation
- Input signal selection

Signal flow and input system definition is defined by the internal ROM firmware and executed on sub-block in programmable, which allows for adjustment of all of the parameters.

Signal flow and details of each of these audio processing blocks are shown in Figure 4.


SCL0
SDA0
SCL1
SDA1
SPICLK
SPIDATA
URXD0
UTXD0
RXD
TXD
SCK
SDA
SCL
SDA
SPICLK
SPIDATA
SPI_CS
MCLK
SCLK
LRCK
SDIN
SDOUT
64 MP L2 64 TE V2A 400 TDS
PERIPHERALS
SERIAL AUDIO INTERFACE (SAI) 0
SERIAL AUDIO INTERFACE (SAI) 1
SERIAL AUDIO INTERFACE (SAI) 2
SERIAL AUDIO INTERFACE (SAI) 3
I2C MASTER/SLAVE
I2C MASTER/SLAVE
SPI MASTER/SLAVE
GENERAL PURPOSE TIMERS
WATCHDOG TIMERS
REAL TIME CLOCK
GENERAL PURPOSE I/O
UART
UART
CONTROL INTERFACE BUS
SPI I/F
D-2-4 FAMILY
DUAL CORE ARM CORTEX-M4F PROCESSOR PLUS FAST FIR ENGINE (FFE) AND AUDIO ENHANCEMENT ENGINE (AEE)
• 32-BIT ARM CORTEX-M4F CPU
• 3-STAGE PIPELINE
• 1.25 DMIPS/MHZ
• SINGLE-CYCLE MULTIPLY AND HARDWARE DIVID

Audio Enhancement Feature Processing

Additional enhancement audio processing algorithms are available through the Audio Precision ADEPT-DSP family devices. See the Audio Enhancements section.

D2-Audio DSP Sound Enhancement algorithms (with the D2-AUDIO device):

- 3-channel stereo spatialization
- Bass enhancement
- Content configurable EQ presets
- Improved vocal clarity
- Automatic voice activity regulation/optimization
- Automatic loudspeaker setup, equalization/correction

STEREOPHONIC WIDTH (3-D) AUDIO ENHANCEMENT

Each of these enhancements are unique to the particular part number, and each enhancement has a set of programmable parameters to control operation. The location of these enhancements within the signal flow is shown in Figure 2, Block Diagram.

PWM Audio Outputs

The D2-4 family devices incorporate the PWM output channels that are mapped to eight PWM output pins. Each of the PWM channels and their pins are used for driving output power stages for 1.0 to 2.1 channel systems, depending on the selected configuration mode.

The outputs support multiple PWM amplifier output topologies. These support typical topologies include full-bridge 10- to 14- bit full-bridge 10- to 14- bit* using 2-level modulation with 2- or 4-quadrant control, 3-level modulation and bridge-tied load with eight output pins as well as the described output topology in the Class-D Audio Amplifier Power Stage Design Guide. The Output Mode Configuration section of the Functional Description section of these output configurations, and their associated mapping of the PWM outputs.

Using a simple passive filter, the PWM outputs drive low-level outputs at a nominal $2V_{pp}$ headphone outputs or line-level outputs that require a $2V_{pp}$ or higher output level are implemented using an active filter.

I/O Control Pins

Several device pins are used as specific function inputs and outputs to control amplifier and device operation. Some pins are used as inputs to control device operation, and some pins are used as either device operating status. Functions of these pins are defined in "28-47 pins Pin Descriptions" on page 6, and additional descriptions are included in the the functional block descriptions elsewhere in this document. These pins are implemented within the digital control section of the device architecture. They, however, have pin-level, and programmable, alternate specific function is defined by the D2-4 family internal firmware.

Timers

Two independent timers are used for device and system control. Timer 0 is used for the system timing. Timer 0 is used as a time for the temperature sensing operation. Two 12-bit timers are associated with the timers, and their pin functions are defined by the device firmware. Timer 0 is used for the temperature measurements of the temperature monitoring algorithm. Its pin (TDO) is used as an output to control the timing of the temperature measurements.

Timer 1 is used for internal functions of the device. Its pin (TDI) is not used for this timing operation, and is defined by device firmware as the nINSTR I/O pin. Timer operation is established internally by firmware and not programmable.

2-Wire Control Interface

The D2-4 family devices include a 2-Wire I²C compatible interface for communication with external host controllers.

This interface is usable with either an external microcontroller interface, or for communication to EEPROMs, or other compatible peripheral chips. The I²C interface is multimaster capable, and supports both 100 kHz and 400 kHz rates, and supports reads and writes of data.

Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is an alternate serial input port for communication with external host controllers. It supports SPI peripheral interface protocols and clock phase relationships.

The four SPI interface pins are all shared. This interface functions only as an input port for external host controllers, and does not operate as an interactive control port. During a reset condition, the following pins are configured as SPI interface pins: MOSI, SS, TEMP0, MOSI, VOL, MSO, and nVOL. MSO operates as the SPI MISO output. The SPI interface pins are not usable as GPIO pins or logic signals during its firmware program. Other pins are no longer used for SPI functions, and operate as assigned by the firmware.

Control Register Summary

The control register interface is used for an external controller to adjust the amplifier's programmable settings and adjustments during operation. Control registers and the Audio Signal Processing blocks are accessed through a register programming interface, and each parameter is defined with its specific register address and bit location. The I²C, logical to PWM master input and output interface, PWM amplifier and bar outputs, and S/PDIF transmitter are controlled through these control parameters.

All of these control register functions are defined in the Application Programming Interface (API) specification.

FIGURE 6. ISD-4 Family AUDIO SIGNAL FLOW

Temperature Sensing

The temperature sensing algorithm uses external hardware on the board, a thermistor, and internal hardware on the device, external hardware includes a Negative Temperature Coefficient (NTC) resistor located physically on the design in areas that require monitoring.

This operation uses three of the I/O pins (TEMPRSY, SCK, TEMP), NTC, and TEMPCON FET(s). These pins have shared functions. During device initialization, these pins operate as part of the temperature sensing. Once the temperature sensing is done, the I/Os functionality turns off and these pins are dedicated to the temperature monitoring function.

Overcurrent Protection

The device senses overcurrent with current threshold detectors connected to the power supply and at each power stage output of the amplifier design.

The detectors are adjustable to generate a pulse or logic level upon detection of high current, where this logic level is connected to one of the three protection inputs (PSTCTRL[2:0]).

These protection input pins are primarily intended for protecting the PWM power switches. They can be activated by either a positive level driven into the pin. Pressure within the D2-4 family device, however, is that the protection inputs are active low. Each protection is disables the PWM outputs, depending on the conditions mentioned on these protection input pins.

The number of protection inputs in a design depends on which one of the four configurations is defined. The configuration settings, established upon initialization through the configuration pins, also determine which protection inputs are used.

Power Supply Synchronization

The PSTSYNC CTRL pin provides a power supply synchronization signal for switching power supplies. The sensor outputs this pin at the frequency and duty cycle needed by the system switching power supply. The synchronization signal is used to synchronize with the device's clock and avoid generating undesirable interference signals that could occur if the switching power supply is not locked to the device's clock signal.

This PSTSYNC CTRL pin is a shared pin. During device reset and initialization, the pin operates as one of two configuration input pins, where its high or low logic state is used to set the amplifier configuration. Once the device reset and initialization is done and device firmware begins operating, this pin becomes the PSTSYNC output.

Error Detection

All registers and device internal operations uses an I²C or SPI command. If there is an error, it is logged in dedicated shutdown and reset bits for an external system controller. This output can be used to turn on a visual indicator.

The error output is also used to signal an external microcontroller that the I²C bus may be busy. If the device is used in a low-level system initialization, the I²C bus is busy as a master device.

This error output is also used to signal a fault condition, and as an output after the device firmware initializes and begins running.

This same pin is shared as an input. During a reset condition, this pin is configured as an input and is used to read a value that are used to define the configuration mode. A resistor pull-up or pull-down on this pin establishes the logic level during initialization. After the initialization sequence completes, these resistors do not affect the error output pin.

Power Sequencing

The CS20 and CS30 (including PWM30D) power supplies should be brought up together or brought down based on the following sequence. The power supplies should be brought up and down together, as opposed to one after the other. This is because the internal logic and registers using a common power source. Typically this can be achieved by using a single 5V power supply and generating the 3.3V and 2.8V supplies from that 5V source. As noted in Table 2 Recommended Operating Conditions, the 5V supply has a 5V start-up.

Clock and PLL

The clock is generated via inputting a fundamental-mode crystal between the XTAL1 and XTAL2 pins. The XTAL1 pin is the crystal input and is designed to be used with a crystal. It should not be used by any other circuit. XTAL2 is an input that connects to the other side of the crystal.

The clock generation contains a low jitter PLL critical for low RMS jitter. The PLL is designed to be used with a crystal for low period-to-rate conversion and the audio processing data paths. The clock generation circuitry is also used for the following functions:

- Generating the clocks for the I²C, SPI, and UART communication
- GPIO, S²PDI transmitter, and the PWM engine.

Clock and PLL functionality is configured automatically in internal device firmware. They are not programmable and are optimized for device performance.

Reset and Device Initialization

The SC-4 family devices need be reset to initialize and begin operation. Reset can be done via a hardware reset pin (RESET) or by the nRESET signal. Each hardware method or a combination within the amplifier system design must provide this reset signal to the device. The reset signal is also used to initialize the device configuration. Some configurations after the nRESET pin is released from its low/active state.

The chip contains power-on reset circuitry that monitors both the 3.3 V and 1.8 V power supplies. A loss or drop of power from either of these power supplies triggers their brownout detectors that asserts the nRESET pin, driving it low. Connect the nRESET pin to the system reset circuitry. Power-supply brownout detection can ensure a proper reset occurs if the power supply voltage drops below their design specifications.

At the deassertion of nRESET, the chip reads the states of the boot mode selection pins (PB24 and PB26) and begins the boot process, determined by the boot mode that is defined by these pins' logic state. These device pins are strapped either high or low to select the boot mode. The boot mode selection is defined by the state of these pins. For more information, see the "Boot Modes" on page 53 section for related descriptions.

Boot Modes

The D2-4 family devices contain internal firmware to operate the chip. The boot mode determines the source of application code used by the programmable settings can be written to the device after it is operational and running. Parameter data can also be read at boot time, which allows saved parameter settings to be used in processing. The device is designed to load in one of four possible boot configurations and data to be provided from these boot sources:

- I²C slave (to external microcontroller)
- I²C EEPROM
- Internal device ROM only
- SPI slave

The specific boot mode is selected based on the state of the IRQ/Quad MOSI input pins at the time of reset de-assertion. Boot modes are shown in Table 2.

Table 2. Boot Configuration Modes

Boot Mode	IRQ/Quad MOSI Pin		Description
	1	0	
0	0	0	Operates as I²C slave, boot at address 0x600. An external Device Boot Controller is required.
1	0	1	I²C EEPROM Master, boot code from EEPROM on I²C port.
2	1	0	Internal ROM Boot, boot from internal ROM.
3	1	1	SPI Slave EEPROM Boot, External SPI master provides boot code.

The device initializes on all three of its boot mode. However, it gets its configuration and parameter data from the host device. Alternatively, the host can write the configuration data to the EEPROM. If a system uses both an external controller and an EEPROM, the EEPROM loads first. During this time, the controller must remain off the I²C bus.

Output Mode Configurations

The D2-4 family devices support four unipolar output configuration modes of powered output and low output combinations. These four modes are shown in Table 3.

Table 3. Output Configuration Modes

Mode	Pins	Function
0	2.0L/H 1.0L/H	Powered Low and High Outputs with 2Ω Resistance Each Driver. Single Ended Stereo Left + Right Line-Level Outputs.
1	2.0L/H 1.1L/H Sub	Powered Low and High Outputs with 2Ω Resistance, Full Bridge Drivers. Single Ended Stereo Left + Right Line-Level Outputs. Dual Ended Subwoofer Line-Level Output.
2	2.0L/H 1.0L/H Sub	Powered Low and High Outputs with 2Ω Resistance Each Driver. Single Ended Stereo Left + Right Line-Level Outputs. Dual Ended Subwoofer Line-Level Output.
3	2.0L/H Bridge	Powered Low and High Outputs with 2Ω Resistance Each Driver. Stereo or Mono Bridge Applied to Signal Pins.

These configuration modes use different combinations of the four PWM output channels, each with a dedicated pair of GPIO pins to their appropriate PWM channel path. This channel connection and mapping of the pins is shown in Table 4 through 7. Of the total eight PWM pins, not all pins are used with every configuration mode. Pins not used for PWM output channels in a given mode are automatically programmed for normal operation as either I/O pins are connected to their designated output stages.

In Mode 3 and 0, the PWM pins 2.0 and 1.0 are programmed to be applied to the audio signal flow path, enabling the appropriate signal pins to be driven for properly following the PWM duty cycle output channels.

The control pin inputs are mapped to the PWM channels that are used for the powered outputs. This protects pin mapping assignment is shown in Table 4 through 7 for these configurations.

Configuration Mode Assignment

The configuration mode is assigned when the D2-4 family device exits its reset state. At that time, the logic status of the IRQ/Quad MOSI pin is latched to determine the boot and internal device registers. During this initialization time, these pins operate as logic inputs. After completion of the initialization and the internal firmware begins executing, these pins are reassigned as outputs for their shared functions. The internal latched logic value is not changed. The configuration mode remains in effect as long as the device is powered down or reset again. But in master requires a specific amplifier design's hardware connection, and the configuration pin logic levels are defined through push-pull or pull-down resistors installed on that design's board. These resistors are part of the design and are not intended to be changed for each hardware design.

TABLE 7: PDM CHANNEL ASSIGNMENT FOR DIFFERENT MODES

CHANNEL MODE	CHANNEL NUMBER	CHANNEL ASSIGNED TO LEFT OR RIGHT LEVEL	CHANNEL ASSIGNED TO LEFT OR RIGHT LEVEL	PDM CHANNEL SELECTION	PDM CHANNEL SELECTION CONTENT	PDM CLK	PERIPHERY FOR MICROPHONE	SUPPORTED AUDIO CONTENT TO PERIPHERY	AUDIO CONTENT
0	2.0 L/R 4 Quadrant	0	1	0	L/Sub	0, 1	0	2Quadrant, Full Bridge	Powered Left
				1	R/Sub	4.7	1	2Quadrant, Full Bridge	Powered Right
				2	-	-	-	-	-
				3	-	-	-	-	-
				4	-	-	-	-	-
1	2.1 L/R L/R Sub Line	0	1	0	L/Sub	0, 1	0	2Quadrant, Full Bridge	Powered Left
				1	R/Sub	2, 3	1	2Quadrant, Full Bridge	Powered Right
				2	L/Line	6		Line Level	Line_R headphone Left
				3	R/Line	7		Line Level	Line_Rheadphone Right
				4	Sub	4, 5		Line Level Sub	Line Level Sub
2	2.2 L/R Sub + L/R Line	1	0	0	L/Sub	0, 1	0	Half Bridge	Powered Left
				1	R/Sub	2, 3	1	Half Bridge	Powered Right
				2	L/Line	6		Line Level	Line_R headphone Left
				3	R/Line	7		Line Level	Line_Rheadphone Right
				4	Sub	4, 5	2	2Quadrant, Full Bridge	Powered Sub
3	2.2 Bi-amp	1	1	0	L/HiFreq	0, 1	0,1	Half Bridge	Powered Left HF
				1	L/LowFreq	2, 3	1,0	Half Bridge	Powered Left LF
				2	R/HiFreq	4, 5	2	Half Bridge	Powered Right HF
				3	R/LowFreq	6, 7	2	Half Bridge	Powered Right LF
				4	-	-	-	-	-

Revision History

The revision history provided for the informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

Date	Revision	Details
Mar 28, 2019	FN0763.2	Changed the base parts on page 2 in header to 32-bit Family Audio SOC. Updated Related Literature table. Replaced all words named "SoundMAX" to "32-bit Audio DSP", "SoMA" to "SOA (Sound Architect)", "SoMA Studio" to "SOA (Sound Architect)", "SoundMAX" to "Sound Enhancement Algorithm", "SDP" to "Sound Enhancement Algorithm". In "32-bit Audio Combination (SOC)": Updated "Audio Enhancement Feature Processing" bullet points on page page 23. Updated Figure 2.1, 2.2, 2.3, and 2.4. Updated Figure 3.2, 3.3, 3.5, and 3.6. Removed About Intersil section. Updated Ordering Information table. Updated disclaimers.
May 6, 2008	FN0763.1	Updated entire datasheet applying Intersil's new standards. Updated Part Ordering Information table on page 5. Updated Table 8 on page 6. Added Dolby Digital (AC-3) and DTS(SRS) Technology License Required Notice. Added Revision History section. Replaced Products on page to About Intersil verbiage. Added Trademarks section. Removed changes are as follows: "About Intersil Corporation" A trend leader is anywhere its... " to "Dimension applies to..." to "is known from when it comes to ceramic trends." Removed Notice #1, 2, 3 and 5 to a length.

Trademarks

DTS(R),(SRS) and DTS (R)(SRS) WOW(HD)™ are registered trademarks of DTS(SRS) Corporation. Windows™ is a registered trademark of Microsoft Corporation. Other product names are for identification purposes and may be trademarks and/or registered trademarks of their respective companies.

Disclaimer for DTS®(SRS) Technology License Required Notice:

NOTICE OF LICENSE REQUIREMENT: Supply of this implementation of DTS technology to OTS Product Licensees directly or through a distributor does not issue a royalty payment or convey a license, exhaust DTS' rights in the implementation, or imply a right under any patent or any other industrial or intellectual property right of DTS to use, either for sale, sell, or import such implementation in any finished end-user or ready-to-use final product. A license from and royalty payment to DTS is required prior to and for such use.

Package Outline Drawing

For the most recent package outline drawing, see [L48.7x7](#).

L48.7x7

48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 0, 6/10



NOTES:

1. Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as high reliability products or products for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space systems; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reproduced, reprinted or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.