NEXALOG
DEVICES

FEATURES

Doubly Balanced Mixer Low Distortion +24 dBm Third Order Intercept (IP3) +10 dBm 1 dB Compression Point Low LO Drive Required: –10 dBm Bandwidth 500 MHz RF and LO Input Bandwidths 250 MHz Differential Current IF Output DC to >200 MHz Single-Ended Voltage IF Output Single- or Dual-Supply Operation DC Coupled Using Dual Supplies All Ports May Be DC Coupled No Lower Frequency Limit—Operation to DC User-Programmable Power Consumption

APPLICATIONS

High Performance RF/IF Mixer Direct to Baseband Conversion Image-Reject Mixers I/Q Modulators and Demodulators

PRODUCT DESCRIPTION

The AD831 is a low distortion, wide dynamic range, monolithic mixer for use in such applications as RF to IF downconversion in HF and VHF receivers, the second mixer in DMR base stations, direct-to-baseband conversion, quadrature modulation and demodulation, and doppler shift detection in ultrasound imaging applications. The mixer includes an LO driver and a low noise output amplifier and provides both user-programmable power consumption and third order intercept point.

The AD831 provides a +24 dBm third order intercept point for –10 dBm LO power, thus improving system performance and reducing system cost compared to passive mixers, by eliminating the need for a high power LO driver and its attendant shielding and isolation problems.

The RF, IF, and LO ports may be dc or ac coupled when the mixer is operating from ±5 V supplies or ac coupled when operating from a single-supply of 9 V minimum. The mixer operates with RF and LO inputs as high as 500 MHz.

The mixer's IF output is available as either a differential current output or a single-ended voltage output. The differential output is from a pair of open collectors and may be ac coupled via a transformer or capacitor to provide a 250 MHz output bandwidth. In downconversion applications, a single capacitor connected across these outputs implements a low-pass filter to reduce harmonics directly at the mixer core, simplifying output filtering. When

Low Distortion Mixer

[AD831](http://www.analog.com/ad831?doc=ad831.pdf)

FUNCTIONAL BLOCK DIAGRAM

building a quadrature-amplitude modulator or image reject mixer, the differential current outputs of two AD831s may be summed by connecting them together.

An integral low noise amplifier provides a single-ended voltage output and can drive such low impedance loads as filters, 50 Ω amplifier inputs, and A/D converters. Its small signal bandwidth exceeds 200 MHz. A single resistor connected between pins OUT and FB sets its gain. The amplifier's low dc offset allows its use in such direct-coupled applications as direct-to-baseband conversion and quadrature-amplitude demodulation.

The mixer's SSB noise figure is 10.3 dB at 70 MHz using its output amplifier and optimum source impedance. Unlike passive mixers, the AD831 has no insertion loss and does not require an external diplexer or passive termination.

A programmable-bias feature allows the user to reduce power consumption, with a reduction in the 1 dB compression point and third-order intercept. This permits a tradeoff between dynamic range and power consumption. For example, the AD831 may be used as a second mixer in cellular and two-way radio base stations at reduced power while still providing a substantial performance improvement over passive solutions.

PRODUCT HIGHLIGHTS

- 1. –10 dBm LO Drive for a +24 dBm Output Referred Third Order Intercept Point
- 2. Single-Ended Voltage Output
- 3. High Port-to-Port Isolation
- 4. No Insertion Loss
- 5. Single- or Dual-Supply Operation
- 6. 10.3 dB Noise Figure

Rev. D [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD831.pdf&product=AD831&rev=D)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD831—SPECIFICATIONS $(X_A = +25^\circ \text{C} \text{ and } \pm V_s = \pm 5 \text{ V} \text{ unless otherwise noted;}$
all values in dBm assume 50 Ω load.) all values in dBm assume 50 $\boldsymbol{\Omega}$ load.)

*Quiescent current is programmable.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS1

PIN CONFIGURATION 20-Lead PLCC

> そこと に さ 3 2 1 20 19

> > AD831

TOP VIEW (Not to Scale)

 $9||10||11||12||13$ $\frac{a}{2}$ $\frac{a}{2}$ SNE

 5ξ

GND $\overline{4}$ VN 5

RFP $\sqrt{6}$

RFN $\overline{\mathbf{z}}$

 VN 8

 18 COM

 $\overline{17}$ VFB

 $\overline{16}$ OUT

 15 VN

 $\overline{14}$ BIAS

NOTES

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^{\rm 2}$ Thermal Characteristics:

20-Lead PLCC Package: $\theta_{\rm JA}$ = $110^{\circ}\rm C/W;$ $\theta_{\rm JC}$ = $20^{\circ}\rm C/W.$

Note that the $\theta_{JA} = 110^{\circ}$ C/W value is for the package measured while suspended in still air; mounted on a PC board, the typical value is $\theta_{IA} = 90^{\circ}$ C/W due to the conduction provided by the AD831's package being in contact with the board, which serves as a heat sink.

PIN DESCRIPTION

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD831 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

AD831-Typical Performance Characteristics

TPC 1. Third Order Intercept vs. Frequency, IF Held Constant at 10.7 MHz

TPC 2. IF-to-RF Isolation vs. Frequency

TPC 3. LO-to-IF Isolation vs. Frequency

TPC 4. Second Order Intercept vs. Frequency

TPC 5. LO-to-RF Isolation vs. Frequency

TPC 6. RF-to-IF Isolation vs. Frequency

TPC 7. 1 dB Compression Point vs. Frequency, $Gain = 1$

TPC 8. 1 dB Compression Point vs. RF Input, Gain = 2

TPC 9. Third Order Intercept vs. Frequency, LO Held Constant at 241 MHz

TPC 10. Gain Error vs. Frequency, Gain = 1

TPC 11. 1 dB Compression Point vs. Frequency, Gain = 4

TPC 12. Input 1 dB Compression Point vs. Frequency, Gain = 1, 9 V Single Supply

TPC 13. Input Third Order Intercept, 9 V Single Supply

TPC 14. Input Second Order Intercept, 9 V Single Supply

TPC 15. Input Impedance vs. Frequency, $Z_{IN} = R$ | C

TPC 16. Noise Figure vs. Frequency, **Matched Input**

THEORY OF OPERATION

The AD831 consists of a mixer core, a limiting amplifier, a low noise output amplifier, and a bias circuit (Figure 1).

The mixer's RF input is converted into differential currents by a highly linear, Class A voltage-to-current converter, formed by transistors $Q1$, $Q2$ and resistors R1, R2. The resulting currents drive the differential pairs Q3, Q4 and Q5, Q6. The LO input is through a high gain, low noise limiting amplifier that converts the -10 dBm LO input into a square wave. This square wave drives the differential pairs Q3, Q4 and Q5, Q6 and produces a high level output at IFP and IFN—consisting of the sum and difference frequencies of the RF and LO inputs—and a series of lower level outputs caused by odd harmonics of the LO frequency mixing with the RF input.

An on-chip network supplies the bias current to the RF and LO inputs when these are ac-coupled; this network is disabled when the AD831 is dc-coupled.

When the integral output amplifier is used, pins IFN and IFP are connected directly to pins AFN and AFP; the on-chip load resistors convert the output current into a voltage that drives the output amplifier. The ratio of these load resistors to resistors R1, R2 provides nominal unity gain (0 dB) from RF-to-IF. The expression for the gain, in decibels, is

$$
G_{dB} = 20 \log_{10} \left(\frac{4}{\pi}\right) \left(\frac{1}{2}\right) \left(\frac{\pi}{2}\right) \tag{1}
$$

where:

 $\frac{4}{\pi}$ is the amplitude of the fundamental component of a squarewave.

 $\frac{1}{2}$ is the conversion loss.

 $\frac{\pi}{\hbar}$ is the small signal dc gain of the AD831 when the LO input

 $\overline{2}$ is driven fully positive or negative.

Figure 1. Simplified Schematic Diagram

AD831

The mixer has two open-collector outputs (differential currents) at pins IFN and IFP. These currents may be used to provide nominal unity RF to IF gain by connecting a center-tapped transformer (1:1 turns ratio) to pins IFN and IFP as shown in Figure 2.

Figure 2. Connections for Transformer Coupling to the IF Output

Programming the Bias Current

Because the AD831's RF port is a Class-A circuit, the maximum RF input is proportional to the bias current. This bias current may be reduced by connecting a resistor from the BIAS pin to the positive supply (Figure 3). For normal operation, the BIAS pin is left unconnected. For lowest power consumption, the BIAS pin is connected directly to the positive supply. The range of adjustment is 100 mA for normal operation to 45 mA total current at minimum power consumption.

Figure 3. Programming the Quiescent Current

Low-Pass Filtering

A simple low-pass filter may be added between the mixer and the output amplifier by shunting the internal resistive loads (an equivalent resistance of about 14 Ω with a tolerance of 20%) with external capacitors; these attenuate the sum component in a downconversion application (Figure 4). The corner frequency of this one-pole low-pass filter ($f = (2 \pi RC_F)^{-1}$) should be placed about an octave above the difference frequency IF. Thus, for a 70 MHz IF, a -3 dB frequency of 140 MHz might be chosen, using $C_F = (2 \times \pi \times 14 \Omega \times 140 \text{ MHz})^{-1} \approx 82 \text{ pF}$, the nearest standard value.

Figure 4. Low-Pass Filtering Using External Capacitors

Using the Output Amplifier

The AD831's output amplifier converts the mixer core's differential current output into a single-ended voltage and provides an output as high as ± 1 V peak into a 50 V load (+10 dBm). For unity gain operation (Figure 5), the inputs AN and AP connect to the opencollector outputs of the mixer's core and OUT connects to VFB.

Figure 5. Output Amplifier Connected for Unity **Gain Operation**

For gains other than unity, the amplifier's output at OUT is connected via an attenuator network to VFB; this determines the overall gain. Using resistors R1 and R2 (Figure 6), the gain setting expression is

Figure 6. Output Amplifier Feedback Connections for Increasing Gain

Driving Filters

The output amplifier can be used for driving reverse-terminated loads. When driving an IF band-pass filter (BPF), for example, proper attention must be paid to providing the optimal source and load terminations so as to achieve the specified filter response. The AD831's wideband highly linear output amplifier affords an opportunity to increase the RF to IF gain to compensate for a filter's insertion and termination losses.

Figure 7 indicates how the output amplifier's low impedance (voltage source) output can drive a doubly terminated band-pass filter. The typical 10 dB of loss (4 dB of insertion loss and 6 dB due to the reverse-termination) be made up by the inclusion of a feedback network that increases the gain of the amplifier by 10 dB (×3.162). When constructing a feedback circuit, the signal path between OUT and VFB should be as short as possible.

Figure 7. Connections for Driving a Doubly Terminated **Band-Pass Filter**

Higher gains can be achieved, using different resistor ratios, but with concomitant reduction in the bandwidth of this amplifier (Figure 8). Note also that the Johnson noise of these gain setting resistors, as well as that of the BPF terminating resistors, is ultimately reflected back to the mixer's input; thus they should be as small as possible, consistent with the permissible loading on the amplifier's output.

Figure 8. Output Amplifier 1 dB Compression Point for Gains of 1, 2, and 4 (Gains of 0 dB, 6 dB, and 12 dB, Respectively)

AD831

APPLICATIONS

Careful component selection, circuit layout, power supply dc coupling, and shielding are needed to minimize the AD831's susceptibility to interference from radio and TV stations, etc. In bench evaluation, we recommend placing all of the components in a shielded box and using feedthrough decoupling networks for the supply voltage.

Circuit layout and construction are also critical, since stray capacitances and lead inductances can form resonant circuits and are a potential source of circuit peaking, oscillation, or both.

Dual-Supply Operation

Figure 9 shows the connections for dual-supply operation. Supplies may be as low as \pm 4.5 V but should be no higher than \pm 5.5 V, due to power dissipation.

The RF input to the AD831 is shown connected by an impedance matching network for an assumed source impedance of 50 Ω . TPC 15 shows the input impedance of the AD831 plotted vs. frequency. The input circuit can be modeled as a resistance in parallel with a capacitance. The 82 pF capacitors (C_F) connected from IFN and IFP to VP provide a low-pass filter with a cutoff frequency of approximately 140 MHz in down-conversion applications (see the Theory of Operation section for more details). The LO input is connected single-ended because the limiting amplifier provides a symmetric drive to the mixer. To minimize intermodulation distortion, connect pins OUT and VFB by the shortest possible path. The connections shown are for unity-gain operation.

At LO frequencies less than 100 MHz, the AD831's LO power may be as low as -20 dBm for satisfactory operation. Above 100 MHz, the specified LO power of -10 dBm must be used.

Figure 9. Connections for ±5 V Dual-Supply Operation Showing Impedance Matching Network and Gain of 2 for Driving Reverse-Terminated IF Filter

Single-Supply Operation

Figure 10 is similar to the dual-supply circuit in Figure 9. Supplies may be as low as 9 V but should not be higher than 11 V, due to power dissipation. As in Figure 9, both the RF and LO ports are driven single-ended and terminated.

In single-supply operation, the COM terminal is the "ground" reference for the output amplifier and must be biased to half the supply voltage, which is done by resistors R1 and R2. The OUT pin must be ac-coupled to the load.

Figure 10. Connections for +9 V Single-Supply Operation

AD831

Connections Quadrature Demodulation

Two AD831 mixers may have their RF inputs connected in parallel and have their LO inputs driven in phase quadrature (Figure 11) to provide demodulated in-phase (I) and quadrature (Q) outputs.

The mixers' inputs may be connected in parallel and a single termination resistor used if the mixers are located in close proximity on the PC board.

Figure 11. Connections for Quadrature Demodulation

Table I. AD831 Mixer Table, 4.5 V Supplies, LO = –9 dBm

Intermodulation table RF harmonics (rows) LO harmonics (columns). First row absolute value of nRF – mLO, and second row is the sum.

Table II. AD831 Mixer Table, 5 V Supplies, LO = –9 dBm

Intermodulation table RF harmonics (rows) LO harmonics (columns). First row absolute value of nRF – mLO, and second row is the sum.

Table III. AD831 Mixer Table, 3.5 V Supplies, LO = –20 dBm

LO Level -20.0 dBm, LO Frequency 130.7 MHz, Data File G1T1K_0771

First row absolute value of nRF – mLO, and second row is the sum.

Table IV. AD831 Mixer Table, \pm 5 V Supplies, 1 kΩ Bias Resistor, LO = -20 dBm

Figure 12. Third Order Intercept Characterization Setup

Figure 13. IF-to-RF Isolation Characterization Setup

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-047-AA CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

> Figure 14. 20-Lead Plastic Leaded Chip Carrier [PLCC] (P-20) Dimensions shown in inches and (millimeters)

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

REVISION HISTORY

10/2018—Rev. C to Rev. D

6/2003—Rev. B to Rev. C

Rev. D | Page 16 of 16