

1/3-Inch SOC 1.3 Mp CMOS Digital Image Sensor

MT9M131 Datasheet, Rev. H

For the latest datasheet, please visit [www.onsemi.com](http://www.aptina.com)

Features

- System-on-a-Chip (SOC)—completely integrated camera system
- Ultra-low power, cost effective, progressive scan CMOS image sensor
- Superior low-light performance
- On-chip image flow processor (IFP) performs sophisticated processing:
	- **–** Color recovery and correction
	- **–** Sharpening, gamma, lens shading correction
- **–** On-the-fly defect correction
- Electronic pan, tilt, and zoom
- Automatic features:
	- **–** Auto exposure (AE), auto white balance (AWB), auto black reference (ABR), auto flicker avoidance, auto color saturation, auto defect identification and

correction

- **–** Fully automatic Xenon and LED-type flash support
- Fast exposure adaptation
- Multiple parameter contexts
- Easy and fast mode switching
- Camera control sequencer automates:
	- **–** Snapshots
	- **–** Snapshots with flash **–** Video clips
- Simple two-wire serial programming interface
- ITU-R BT.656 (YCbCr), 565RGB, 555RGB, or 444RGB formats (progressive scan)
- Raw and processed Bayer formats
- Output FIFO and integer clock divider:
	- **–** Uniform pixel clocking

Applications

- Security
- Biometrics
- Videoconferencing
- Toys

Ordering Information

Table 2: Available Part Numbers

 \overline{a}

Table of Contents

ON

List of Figures

[List of Tables](#page-0-2)

General Description

The MT9M131 is an SXGA-format single-chip camera with a 1/3-inch CMOS active-pixel digital image sensor. This device combines the MT9M011 image sensor core with fourth-generation digital image flow processor technology from ON Semiconductor. It captures high-quality color images at SXGA resolution.

The MT9M131 features ON Semiconductor's breakthrough low-noise CMOS imaging technology that achieves near-CCD image quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost and integration advantages of CMOS.

The sensor is a complete camera-on-a-chip solution designed specifically to meet the demands of products such as security, biometrics, and videoconferencing cameras. It incorporates sophisticated camera functions on-chip and is programmable through a simple two-wire serial interface.

The MT9M131 performs sophisticated processing functions including color recovery, color correction, sharpening, programmable gamma correction, auto black reference clamping, auto exposure (AE), automatic 50Hz/60Hz flicker avoidance, lens shading correction (LC), auto white balance (AWB), and on-the-fly defect identification and correction. Additional features include day/night mode configurations; special camera effects such as sepia tone and solarization; and interpolation to arbitrary image size with continuous filtered zoom and pan. The device supports both xenon and LED-type flash light sources in several snapshot modes.

The MT9M131 can be programmed to output progressive-scan images up to 30 frames per second (fps) in preview power-saving mode, and 15 fps in full-resolution (SXGA) mode. In either mode, the image data can be output in any one of six formats:

- ITU-R BT.656 (formerly CCIR656, progressive scan only) YCbCr
- 565RGB
- 555RGB
- 444RGB
- Raw Bayer
- Processed Bayer

The FV and LV signals are output on dedicated signals, along with a pixel clock that is synchronous with valid data.

Functional Overview

The MT9M131 is a fully-automatic, single-chip camera, requiring only a power supply, lens, and clock source for basic operation. Output video is streamed through a parallel 8- or 10-bit DOUT port, shown in [Figure 1.](#page-6-1)

Figure 1: Functional Block Diagram

The output pixel clock is used to latch data, while FV and LV signals indicate the active video. The MT9M131 internal registers are configured using a two-wire serial interface.

The device can be put in low-power sleep mode by asserting STANDBY and shutting down the clock. Output pins can be tri-stated by de-asserting the OE_BAR. Both tri-stating output pins and entry in standby mode also can be achieved by two-wire serial interface register writes.

The MT9M131 accepts input clocks up to 54 MHz, delivering up to 15 fps for SXGA resolution images, and up to 30 fps for QSXGA (full field-of-view [FOV], sensor pixel skipping) images. The device also supports a low- power preview configuration that delivers SXGA images at 7.5 fps and QSXGA images at 30 fps. The device can be programmed to slow the frame rate in low light conditions to achieve longer exposures and better image quality.

Internal Architecture

Internally, the MT9M131 consists of a sensor core and an IFP. The IFP is divided in two sections: the colorpipe (CP), and the camera controller (CC). The sensor core captures raw Bayer-encoded images that are then input in the IFP. The CP section of the IFP processes the incoming stream to create interpolated, color-corrected output, and the CC section controls the sensor core to maintain the desired exposure and color balance, and to support snapshot modes. The sensor core, CP, and CC registers are grouped in three separate address spaces, as shown in [Figure 2.](#page-7-0)

Figure 2: Internal Registers Grouping

Notes: 1. Internal registers are grouped in three address spaces. Register R0xF0 in each page selects the desired address space.

When accessing internal registers through the two-wire serial interface, select the desired address space by programming the R0xF0 shared register.

The MT9M131 accelerates mode switching with hardware-assisted context switching and supports taking snapshots, flash snapshots, and video clips using a configurable sequencer.

The MT9M131 supports a range of color formats derived from four primary color representations: YCbCr, RGB, raw Bayer (unprocessed, directly from the sensor), and processed Bayer (Bayer format data regenerated from processed RGB). The device also supports a variety of output signaling/timing options:

- Standard FV/LV video interface with gated pixel clocks
- Standard video interface with uniform clocking
- Progressive ITU-R BT.656 marker-embedded video interface with either gated or uniform pixel clocking

Register Operations

This data sheet refers to various registers that the user reads from or writes to for altering the MT9M131 operation. Hardware registers appear as follows and may be read from or written to by sending the address and data information over the two-wire serial interface.

Figure 3: Register Legend

The MT9M131 was designed to facilitate customizations to optimize image quality processing. Multiple parameters are allowed to be adjusted at various stages of the image processing pipeline to tune the quality of the output image.

The MT9M131 contains three register pages: sensor, colorpipe, and camera control. The register page must be set prior to writing to a register in the page.

For example, to write to register R0x106 (register 6 in page 1):

- Write the value of "1" to the page map register (0xF0)
- Write the desired value to register R0x06

The sensor maintains the page number once set. The page map register is located at address 0xF0 for all three register pages.

Typical Connection

[Figure 4](#page-9-1) shows typical MT9M131 device connections.

Figure 4: Typical Configuration (connection)

- Notes: 1. For two-wire serial interface, ON Semiconductor recommends a 1.5K Ω resistor; however, larger values may be used for slower two-wire speed.
	- 2. VDD, VAA, VAA_PIX must all be at the same potential, though if connected, care must be taken to avoid excessive noise injection in the VAA/VAA_PIX power domains.
	- 3. Logic levels of all input pins, that is, SADDR, EXTCLK, SCLK, SDATA, OE BAR, STANDBY, and RESET BAR must be equal to VDD_IO.

For low-noise operation, the MT9M131 requires separate power supplies for analog and digital. Incoming digital and analog ground conductors can be tied together next to the die. Both power supply rails should be decoupled to ground using ceramic capacitors. The use of inductance filters is not recommended.

The MT9M131 also supports different digital core (VDD/DGND) and I/O power (VDD_IO/ DGNDIO) power domains that can be at different voltages.

Pin/Ball Assignment

The MT9M131 is available in the CLCC package configuration. [Figure 5](#page-10-0) shows the 48-Pin CLCC assignment.

Figure 5: 48-Pin CLCC Assignment

Table 3: Pin/Ball Descriptions

Notes: 1. All inputs and outputs are implemented with bidirectional buffers. Care must be taken to ensure that all inputs are driven and all outputs are driven if tri-stated.

Output Data Ordering

Table 4: Data Ordering in YCbCr Mode

Table 5: Output Data Ordering in Processed Bayer Mode

Table 6: Output Data Ordering in RGB Mode

Table 7: Output Data Ordering in (8 + 2) Bypass Mode

IFP Register List

Table 8: Colorpipe Registers (Address Page 1)

ON

Table 8: Colorpipe Registers (Address Page 1) (Continued)

Register Number Dec (Hex)	Register Name	Data Format (Binary)	Default Value Dec (Hex)	Module
R137 (R0x189)			250 (00FA)	LensCorr
R138 (R0x18A)			34866 (8832)	LensCorr
R139 (R0x18B)			56754 (DDB2)	LensCorr
R140 (R0x18C)			63466 (F7EA)	LensCorr
R141 (R0x18D)			2(0002)	LensCorr
R142 (R0x18E)			47646 (BA1E)	LensCorr
R143 (R0x18F)			60627 (ECD3)	LensCorr
R144 (R0x190)			63473 (F7F1)	LensCorr
R145 (R0x191)			255 (00FF)	LensCorr
R146 (R0x192)			48926 (BF1E)	LensCorr
R147 (R0x193)			61142 (EED6)	LensCorr
R148 (R0x194)			63474 (F7F2)	LensCorr
R149 (R0x195)			3(0003)	LensCorr
R153 (R0x199)	Line counter	???? ???? ???? ????	N/A	CamInt
R154 (R0x19A)	Frame counter	???? ???? ???? ????	N/A	CamInt
R155 (R0x19B)	Output format control 2-context B	0ddd dddd dddd dddd	512 (0200)	CamInt
R157 (R0x19D)	Reserved		9390 (24AE)	$\qquad \qquad -$
R158 (R0x19E)	Reserved		N/A	$\qquad \qquad -$
R159 (R0x19F)	Reducer horizontal pan-context B	0d00 0ddd dddd dddd	0(0000)	Interp
R160 (R0x1A0)	Reducer horizontal zoom-context B	0000 0ddd dddd dddd	1280 (0500)	Interp
R161 (R0x1A1)	Reducer horizontal size-context B	0000 0ddd dddd dddd	1280 (0500)	Interp
R162 (R0x1A2)	Reducer vertical pan-context B	0d00 0ddd dddd dddd	0(0000)	Interp
R163 (R0x1A3)	Reducer vertical zoom-context B	0000 0ddd dddd dddd	1024 (0400)	Interp
R164 (R0x1A4)	Reducer vertical size-context B	0000 0ddd dddd dddd	1024 (0400)	Interp
R165 (R0x1A5)	Reducer horizontal pan-context A	0d00 0ddd dddd dddd	0(0000)	Interp
R166 (R0x1A6)	Reducer horizontal zoom-context A	0000 0ddd dddd dddd	1280 (0500)	Interp
R167 (R0x1A7)	Reducer horizontal size-context A	0000 0ddd dddd dddd	640 (0280)	Interp
R168 (R0x1A8)	Reducer vertical pan-context A	0d00 0ddd dddd dddd	0(0000)	Interp
R169 (R0x1A9)	Reducer vertical zoom-context A	0000 0ddd dddd dddd	1024 (0400)	Interp
R170 (R0x1AA)	Reducer vertical size-context A	0000 0ddd dddd dddd	512 (0200)	Interp
R171 (R0x1AB)	Reducer current zoom horizontal	???? ???? ???? ????	N/A	Interp
R172 (R0x1AC)	Reducer current zoom vertical	???? 0??? ???? ????	N/A	Interp
R174 (R0x1AE)	Reducer zoom step size	dddd dddd dddd dddd	1284 (0504)	Interp
R175 (R0x1AF)	Reducer zoom control	0000 00dd 0ddd dddd	16 (0010)	Interp
R179 (R0x1B3)	Global clock control	0000 0000 0000 00dd	2(0002)	ClockRst
R180 (R0x1B4)			32 (0020)	
R181 (R0x1B5)			257 (0101)	
R182 (R0x1B6)			4363 (110B)	LensCorr
R183 (R0x1B7)			15399 (3C27)	LensCorr
R184 (R0x1B8)			4362 (110A)	LensCorr
R185 (R0x1B9)			12834 (3222)	LensCorr
R186 (R0x1BA)			5643 (160B)	LensCorr
R187 (R0x1BB)			12836 (3224)	LensCorr
R188 (R0x1BC)			9228 (240C)	LensCorr
R189 (R0x1BD)			24124 (5E3C)	LensCorr

Table 9: Camera Control Registers (Address Page 2)

Table 9: Camera Control Registers (Address Page 2) (Continued)

Notes: 1. Data Format Key:

0 = "Don't Care" bit. The exceptions: R0x200 and R0x2FF, which are hardwired R/O binary values. $d = R/W$ bit

? = R/O bit.

IFP Register Description

Configuration

The vast majority of IFP registers associate naturally to one of the IFP modules. These modules are identified in [Table 9 on page 17](#page-16-0). Detailed register descriptions follow in [Table 10](#page-20-1). A few registers create effects across a number of module functions. These include R0xF0 page map register (R/W); R0x106 operating mode control register (R/W); R0x108 output format control register (R/W); the R0x23E gain types and CCM threshold register—the gain threshold for CCM adjustment (R/W)

Colorpipe Registers

Unless noted otherwise in this document, colorpipe registers take effect immediately. This can result in one or more distorted output frames. These registers should be adjusted during FV LOW or the resulting image should be hidden for one or two frames.

Colorpipe resize registers are updated shortly after FV goes HIGH. They are not examined again until the next frame.

Table 10: Colorpipe Register Description Address Page 1

ON

ON

ON

R200:1—0x1C8 - Global context control (R/W)

R226:1—0x1E2 - Effects mode (R/W)

Camera Control Registers

Register WRITEs reach the camera control registers immediately. For non-AE/AWB/ CCM registers, register writes take effect immediately.

For AE/AWB and CCM registers, the effects of register writes are dependent on the state of the AE and AWB engines. It may take from zero to many frames for the changes to take effect. Monitor AWB/CCM changes by watching for stable settings in R0x212 (current CCM position), in R0x213 (current AWB red channel), and in R0x214 (current AWB blue channel). Monitor AE changes by watching register R0x24C (AE current luma exposure), and register R0x262 (AE digital gains monitor).

Table 11: Camera Control Register Description

R38:2—0x226 - Auto exposure window horizontal boundaries (R/W)

R42:2—0x22A - WB zone validity limits (R/W)

R55:2—0x237 - Auto exposure gain zone limits (R/W)

R57:2—0x239 - Auto exposure line size—context A (R/W)

R91:2—0x25B - Flicker control (R/W)

R103:2—0x267 - Auto exposure digital gain limits (R/W)

R135:2—0x287 - Auto exposure gain Zone 6 deltas (R/W)

R156:2—0x29C - Auto exposure speed and sensitivity control—context B (R/W)

R240:2—0x2F0 - Page map (R/W)

Note: Registers marked "(R/W*)" are normally read-only (R/O) registers, except under special circumstances (detailed in the register description), when some or all bits of the register become readwritable (R/W).

Sensor Core Overview

The sensor consists of a pixel array of 1316 x 1048 total, an analog readout chain, 10-bit ADC with programmable gain and black offset, and timing and control.

Figure 6: Sensor Core Block Diagram

Pixel Data Format

Pixel Array Structure

The MT9M131 sensor core pixel array is configured as 1316 columns by 1048 rows (shown in [Figure 7\)](#page-35-3). The first 26 columns and the first 8 rows of pixels are optically black, and can be used to monitor the black level. The last column and the last 7 rows of pixels also are optically black. The black row data is used internally for the automatic black level adjustment. However, the first 8 black rows can also be read out by setting the sensor to raw data output mode (R0x022). There are 1289 columns by 1033 rows of optically-active pixels that provide a 4-pixel boundary around the SXGA (1280 x 1024) image to avoid boundary effects during color interpolation and correction. The additional active column and additional active row are used to enable horizontally and vertically mirrored readout to start on the same color pixel.

Figure 7: Pixel Array Description

The MT9M131 sensor core uses an RGB Bayer color pattern, as shown in [Figure 8](#page-36-0). The even-numbered rows contain green and red color pixels, and odd-numbered rows contain blue and green color pixels. Even-numbered columns contain green and blue color pixels; odd-numbered columns contain red and green color pixels. Because there are odd numbers of rows and columns, the color order can be preserved during mirrored readout.

Figure 8: Pixel Color Pattern Detail (Top Right Corner)

Output Data Format

The MT9M131 sensor core image data is read out in a progressive scan. Valid image data is surrounded by horizontal blanking and vertical blanking, shown in [Figure 9.](#page-36-1) LV is HIGH during the shaded region of the figure. FV timing is described in ["Appendix A –](#page-60-0) [Serial Bus Description" on page 61.](#page-60-0)

Figure 9: Spatial Illustration of Image Readout

Sensor Core Register List

ON

Table 12: Sensor Registers (Address Page 0)

0 = "Don't Care" bit; d = R/W bit; ? = R/O bit. The exceptions: Rx00:0 and R0xFF:0, which are hardwired R/O binary values.

Table 12: Sensor Registers (Address Page 0) (Continued)

0 = "Don't Care" bit; d = R/W bit; ? = R/O bit. The exceptions: Rx00:0 and R0xFF:0, which are hardwired R/O binary values.

Table 12: Sensor Registers (Address Page 0) (Continued)

0 = "Don't Care" bit; d = R/W bit; ? = R/O bit. The exceptions: Rx00:0 and R0xFF:0, which are hardwired R/O binary values.

Sensor Core Registers

Sensor registers are generally updated before the next FV is asserted. See the column titled "Synced to Frame Start" in [Table 13](#page-40-1) for per-register information.

Note: Notation used in the sensor core register description table: Sync'd to frame start

0 = Not applicable, for example, read-only register.

 $N = No$. The register value is updated and used immediately.

 $Y = Yes$. The register value is updated at next frame start as long as the synchronize changes bit is "0." Frame start is defined as when the first dark row is read out. By default, this is 8 rows before FV goes HIGH.

Bad frame

A bad frame is a frame where all rows do not have the same integration time, or offsets to the pixel values changed during the frame.

0 = Not applicable, for example, read-only register.

N = No. Changing the register value does not produce a bad frame.

Y = Yes. Changing the register value might produce a bad frame.

YM = Yes, but the bad frame is masked out unless the "show bad frames" feature is enabled.

Read/Write

R—Read-only register/bit.

W—Read/write register/bit.

Table 13: Sensor Core Register Descriptions

R5:0—0x005 - Horizontal blanking—context B

ON

ON

R200:0—0x0C8 - Context control

 $\overline{}$

Sensor Read Modes and Timing

This section provides an overview of typical usage modes for the MT9M131. It focuses on two primary configurations: the first is suitable for low-power viewfinding, the second for full resolution snapshots. It also describes mechanisms for switching between these modes.

Contexts

The MT9M131 supports hardware-accelerated context switching. A number of parameters have two copies of their setup registers; this allows two contexts to be loaded at any given time. These are referred to as context A and context B. Context selection for any single parameter is determined by the global context control register (GCCR, see R0x2C8). There are copies of this register in each address page. A write to any one of them has the identical effect. However, a READ from address page 0 only returns the subset bits of R0xC8 that are specific to the sensor core.

The user can employ contexts for a variety of purposes; thus the generic naming convention. One typical usage model is to define context A as viewfinder or preview mode and context B as snapshot mode. The device defaults are configured with this in mind. This mechanism enables the user to have settings for viewfinder and snapshot modes loaded at the same time, and then switch between them with a single write to R0x2C8.

Viewfinder/Preview and Full-Resolution/Snapshot Modes

In the MT9M131, the sensor core supports two primary readout modes: low-power preview mode and full-resolution snapshot mode.

Low-Power Preview Mode

QSXGA (640 x 512) images are generated at up to 30 fps. The reduced-size images are generated by skipping pixels in the sensor, that is, decimation. The key sensor registers that define this mode are read mode context A register (R0x021) and read mode context B register (R0x020). Only certain bits in these registers are context switchable; any bits that do not have multiple contexts are always defined by their values in R0x020. Any active sets of these registers are defined by the state of R0xNC8[3]. On reset, R0xNC8[3] = 0 selecting R0x021; setups specific to preview are defined by this register.

Full-Resolution Snapshot Mode

SXGA (1280 x 1024) images are generated at up to 15 fps. This is typically selected by setting R0x0C8[3] = 1 selecting R0x020 (context B) as the primary read mode register.

Switching Modes

Typically, switching to full-resolution or snapshot mode is achieved by writing R0x2C8 = 0x9F0B. This restarts the sensor and sets most contexts to context B. Following this write, a READ from R0x1C8 or R0x2C8 results in 0x1F0B being read. Note that the most significant bit (MSB) is cleared automatically by the sensor. A READ from R0x0C8 results in 0x000B, as only the lower 4 bits and the restart MSB are implemented in the sensor core.

Clocks

The sensor core is a master in the system. The sensor core frame rate defines the overall image flow pipeline frame rate. Horizontal and vertical blanking are influenced by the sensor configuration, and are also a function of certain IFP functions—particularly resize. The relationship of the primary clocks are depicted in [Figure 10](#page-48-0).

Figure 10: Primary Sensor Core Clock Relationships

The IFP typically generates up to 16 bits per pixel, for example YCbCr or 565RGB, but has only an 8-bit port through which to communicate this pixel data. There is no phase locked loop (PLL), so the primary input clock (EXTCLK) must be twice the fundamental pixel rate (defined by the sensor pixel clock).

To generate SXGA images at 15 fps, the sensor core requires a clock in the 24 to 27 MHz range; this is also the fundamental pixel clock rate (sensor pixel clock) for full-power operation. To achieve this pixel rate, EXTCLK must be in the 48 to 54 MHz range. The device defaults assume a 54 MHz clock. Minimum clock frequency is 2 MHz.

Primary Operating Modes

The MT9M131 supports two primary modes of operation with respect to the sensor core that affect pixel rate, frame rate, and blanking.

Full-Power Readout Mode

The sensor is in full resolution mode, generating 1.3 megapixels (SXGA = 1,280 x 1,024 + border) for interpolation. The SXGA image fed from the sensor to the colorpipe can be resized in the colorpipe, but the frame rate is still defined by sensor core operation. In full-power readout mode, with full FOV, the frame rate is invariant with the final image size:

Low-Power Readout Mode

Running under low-power readout, the sensor is in skip mode, and generates QSXGA frames $(640 \times 512 + border = 336,960 pixels)$. This full FOV QSXGA image can be resized, but only to resolutions smaller than QSXGA. The frame rate is defined by the operating mode of the sensor:

Tuning Frame Rates

Actual frame rates can be tuned by adjusting various sensor parameters. The sensor registers are in page 0, thus the "0" at the begining of each register address:

Table 14: Register Address Functions

In the MT9M131, the sensor core adds 4 border pixels all the way around the image, taking the active image size to 1288 x 1032 in full-power snapshot resolution, and 648 x 520 when skipping rows in low-power preview resolution. This is achieved through the default settings:

- Read mode context B: R0x020
- Oversize and show border bits are set by default
- Oversize and show border bits are not context switchable, thus their location only in read mode context B

Default Blanking Calculations

The MT9M131 default blanking calculations are a function of context, as follows:

[REG<a> | REG]:

- Reg<a>
	- Low-power readout = context A, typically used for viewfinder
- Reg Full power readout = context B, typically used for snapshots

Table 15: Blanking Parameter Calculations

Table 15: Blanking Parameter Calculations

Notes: 1. The line rate (row rate) is the same for both low power and full power readout modes. This ensures that when switching modes, exposure time does not change; the pre-existing shutter width remains valid.

User Blanking Calculations

When calculating blanking for different clock rates, minimum values for horizontal blanking and vertical blanking must be taken into account. [Table 16](#page-51-0) shows minimum values for each register.

Table 16: User Blanking Minimum Values

Exposure and Sensor Context Switching

The MT9M131 incorporates device setup features that prevent changes in sensor context from causing a change in exposure when switching between preview/viewfinder and full resolution/snapshot modes. This is achieved by keeping the line rate consistent between modes.

Exposure

Defined by the shutter width. This is the number of lines to be reset before starting a frame read. If line rate does not change when a mode changes, exposure does not change.

Switching From Context A to Context B

Under typical/default settings, the sensor pixel rate doubles when switching from preview (context A) to full resolution (context B). Additionally, the number of pixels to be read per line nearly doubles. This naturally keeps the line rates roughly equal. The difference occurs due to border pixels: for SOC operation, there are always 8 border pixels regardless of context, thus the number of pixels in each line is not quite doubled.

Horizontal Blanking

Defined in terms of sensor pixel clocks. The sensor pixel clock rate doubles when switching from low-power readout mode (preview context A) to full-power readout mode (full resolution context B). To maintain the same horizontal blanking time, the value for horizontal blanking must double. This is handled by the dual, context-switchable horizontal blanking registers.

Output Timing

Figure 11: Vertical Timing

Typical Resolutions, Modes, and Timing

The parameters in [Table 17](#page-53-0) are illustrated in waveform diagram [Figure 11 on page 53.](#page-52-0) [Table 22 on page 57](#page-56-1) provides values for these parameters in some common resolutions and operating modes.

Table 17: Blanking Definitions

Reset, Clocks, and Standby

Functional Operation

Power-up reset is asserted/de-asserted on RESET_BAR. It is active LOW. In this reset state, all control registers have the default values. All internal clocks are turned off except for the divided-by-2 clock to the sensor core.

Soft reset is asserted/de-asserted by the two-wire serial interface program. There are sensor core soft resets and SOC soft resets. In soft reset mode, the two-wire serial interface and register ring bus are still running. All control registers are reset using default values. See R0x00D.

Hard standby is asserted/de-asserted on STANDBY. It is active HIGH. In this hard standby state, all internal clocks are turned off and analog block is in standby mode to save power consumption.

Note: Following the assertion of hard standby, at least 24 master clock cycles must be delivered to complete the transition to the hard standby state.

Soft standby is asserted/de-asserted differently in the sensor page or colorpipe page. The sensor soft standby bit is in R0x00D[2]. Colorpipe soft standby disables some of the SOC clocks, including the pixel clock. This bit is R0x1B3[0]. The colorpipe must first be brought out of standby through R0x1B3[0].

The colorpipe soft standby is provided to enable the user to turn off the colorpipe and the sensor independently.

By default, all outputs except SDATA are disabled during hard standby. This feature can be disabled by setting R0x1B3[1] = 0. Independent control of the outputs is available either through OE_BAR or R0x00D[4]. All outputs are implemented using bidirectional buffers, thus should not be left tri-stated. In dual camera applications, ensure that one camera is driving the bus, or that the bus is pulled to VGNDIO or VDDIO, even during standby.

Electrical Specifications

Table 18: Electrical Characteristics and Operating Conditions

 T_A = Ambient = 25°C

Note: VDD, VAA, and VAAPIX must all be at the same potential to avoid excessive current draw. Care must be taken to avoid excessive noise injection in the analog supplies if all three supplies are tied together.

Table 19: I/O Parameters

Caution Stresses above those listed in [Table 20](#page-55-0) may cause permanent damage to the device.

Table 20: Absolute Maximum Ratings

Note: This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the product specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Power Consumption

Table 21: Power Consumption at 2.8V (in mW)

I/O Timing

By default, the MT9M131 launches pixel data, FV, and LV synchronously with the falling edge of PIXCLK. This is reflected by the default setting of R0x13A[9] and R0x19B[9] = 1. The expectation is that the user captures DOUT, FV, and LV using the rising edge of PIXCLK.

Figure 13: AC Output Timing Diagram

Table 22: AC Output Timing Data

Notes: 1. Measurements for the above table were done at:

 T_A = +25°C, VAA = VAA_PIX = VDD = VDD_IO = 2.8V

- 2. FV, LV, PIXCLK ,and DOUT are referenced from EXTCLK and, therefore, have the same propagation delay with respect to EXTCLK.
- 3. $P = (V_2)$ PIXCLK Period

4. Minimum and maximum (rise and fall) times for EXTCLK and DOUT will depend on the type of input signal and load capacitance.

Figure 14: Spectral Response Chart

Figure 15: CRA versus Image Height

Figure 16: Optical Center Diagram

Note: Figure not to scale.

Appendix A – Serial Bus Description

Two-Wire Serial Interface Sample

WRITE and READ Sequences (SADDR = 1)

16-Bit Write Sequence

A typical WRITE sequence for writing 16 bits to a register is shown in [Figure 17.](#page-62-0) A start bit sent by the master starts the sequence, followed by the write address. The image sensor sends an acknowledge bit and expects the register address to come first, followed by the 16-bit data. After each 8-bit transfer, the image sensor sends an acknowledge bit. All 16 bits must be written before the register is updated. After 16 bits are transferred, the register address is automatically incremented so that the next 16 bits are written to the next register. The master stops writing by sending a start or stop bit.

Figure 17: Write Timing to R0x009—Value 0x0284

16-Bit Read Sequence

A typical READ sequence is shown in [Figure 18](#page-62-1). The master writes the register address, as in a WRITE sequence. Then a start bit and the read address specify that a read is about to occur from the register. The master then clocks out the register data, 8 bits at a time. The master sends an acknowledge bit after each 8-bit transfer. The register address should be incremented after every 16 bits is transferred. The data transfer is stopped when the master sends a no-acknowledge bit.

Figure 18: Read Timing from R0x009; Returned Value 0x0284

8-Bit Write Sequence

To be able to write one byte at a time to the register, a special register address is added. The 8-bit WRITE is started by writing the upper 8 bits to the desired register, then writing the lower 8 bits to the special register address (R0x0F1). The register is not updated until all 16 bits have been written. It is not possible to update just half of a register. [Figure 19](#page-63-0) shows a typical sequence for an 8-bit WRITE. The second byte is written to the special register (R0x0F1).

8-Bit Read Sequence

To read one byte at a time, the same special register address is used for the lower byte. The upper 8 bits are read from the desired register. By following this with a READ from the special register (R0x0F1), the lower 8 bits are accessed [\(Figure 20\)](#page-63-1). The master sets the no-acknowledge bits.

Figure 20: Read Timing from R0x009; Returned Value 0x0284

Two-Wire Serial Bus Timing

The two-wire serial bus operation requires certain minimum master clock cycles between transitions. These are specified in the [Figure 21](#page-64-0) and [Figure 22](#page-64-1) in master clock cycles.

Figure 21: Two-Wire Serial Interface Timing Diagram at the Pins of the Sensor

Figure 22: Two-Wire Serial Interface Timing Diagram at the Pins of the Sensor (2)

Table 23: Two-Wire Serial Interface Timing

 $VDD = VAA = VAA_PIX = VDD_IO = 2.8V, T = -30°C to +70°C$

Note: A minimum EXTCLK frequency of 4 MHz is required for the two-wire serial interface to operate at 400 KHz.

Package Dimensions

Figure 23: 48-Pin CLCC Package

Notes: 1. An IR-cut filter is required to obtain optimal image quality.

2. All dimensions are in millimeters.

Revision History

ON

Rev. A, Preliminary . 5/11/06

• Initial release

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at <u>[www.onsemi.com/site/pdf/](http://www.onsemi.com/site/pdf/Patent-Marking.pdf)</u>
Partent-Marking.pdf. SCILLC This literature is subject to all applicable copyright laws and is not for resale in any manner.