

3 MHz, 600 mA, Low Quiescent Current **Buck with 300 mA LDO Regulator**

ADP2140 Data Sheet

FEATURES

Input voltage range: 2.3 V to 5.5 V LDO input (VIN2) 1.65 V to 5.5 V

Buck output voltage range: 1.0 V to 3.3 V LDO output voltage range: 0.8 V to 3.3 V

Buck output current: 600 mA LDO output current: 300 mA

LDO quiescent current: 22 µA with zero load Buck quiescent current: 20 µA in PSM mode

Low shutdown current: <0.3 µA

Low LDO dropout 110 mV @ 300 mA load

High LDO PSRR

65 dB @ 10 kHz at V_{OUT2} = 1.2 V 55 dB @ 100 kHz at V_{OUT2} = 1.2 V

Low noise LDO: 40 μ V rms at $V_{OUT2} = 1.2 \text{ V}$

Initial accuracy: ±1%

Current-limit and thermal overload protection

Power-good indicator

Optional enable sequencing 10-lead 0.75 mm × 3 mm × 3 mm LFCSP package

APPLICATIONS

Mobile phones Personal media players Digital camera and audio devices Portable and battery-powered equipment

GENERAL DESCRIPTION

The ADP2140 includes a high efficiency, low quiescent 600 mA stepdown dc-to-dc converter and a 300 mA LDO packaged in a small 10-lead 3 mm \times 3 mm LFCSP. The total solution requires only four tiny external components.

The buck regulator uses a proprietary high speed currentmode, constant frequency, pulse-width modulation (PWM) control scheme for excellent stability and transient response. To ensure the longest battery life in portable applications, the ADP2140 has a power saving variable frequency mode to reduce switching frequency under light loads.

The LDO is a low quiescent current, low dropout linear regulator designed to operate in a split supply mode with V_{IN2} as low as 1.65 V. The low input voltage minimum allows the LDO to be powered from the output of the buck regulator increasing efficiency and reducing power dissipation. The ADP2140 runs from input voltages of 2.3 V to 5.5 V allowing single Li+/Li- polymer cell, multiple alkaline/NiMH cell, PCMCIA, and other standard power sources.

Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TYPICAL APPLICATION CIRCUITS




Figure 1. ADP2140 with LDO Connected to VIN1




Figure 2. ADP2140 with LDO Connected to Buck Output

ADP2140 includes a power-good pin, soft start, and internal compensation. Numerous power sequencing options are userselectable through two enable inputs. In autosequencing mode, the highest voltage output enables on the rising edge of EN1. During logic controlled shutdown, the input disconnects from the output and draws less than 300 nA from the input source. Other key features include: undervoltage lockout to prevent deep battery discharge, soft start to prevent input current overshoot at startup, and both short-circuit protection and thermal overload protection circuits to prevent damage in adverse conditions.

When the ADP2140 is used with two 0603 capacitors, one 0402 capacitor, one 0402 resistor, and one 0805 chip inductor, the total solution size is approximately 90 mm² resulting in the smallest footprint solution to meet a variety of portable applications.

Data Sheet

ADP2140

TABLE OF CONTENTS

Features	1
Applications	1
Typical Application Circuits	1
General Description	1
Revision History	2
Specifications	3
Recommended Specifications: Capacitors and Inductor	4
Absolute Maximum Ratings	5
Thermal Data	5
Thermal Resistance	5
ESD Caution	5
Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Buck Output	7
LDO Output	. 14
Theory of Operation	. 19
Buck Section	. 19
Control Scheme	. 19
PWM Operation	. 19
PSM Operation	. 19
Pulse Skipping Threshold	. 19
Selected Features	. 20
REVISION HISTORY	
10/2019—Rev. A to Rev. B	
Changes to Output Capacitor Section	
Updated Outline Dimensions	
Changes to Ordering Guide	. 30
9/2012—Rev. 0 to Rev. A	
Updated Outline Dimensions	. 30
Changes to Ordering Guide	30

Short-Circuit Protection20
Undervoltage Lockout
Thermal Protection
Soft Start
Current Limit
Power-Good Pin
LDO Section
Applications Information
Power Sequencing
Power-Good Function
External Component Selection
Selecting the Inductor
Output Capacitor
Input Capacitor
Efficiency
Recommended Buck External Components
LDO Capacitor Selection
LDO as a Postregulator to Reduce Buck Output Noise 26
Thermal Considerations
PCB Layout Considerations
Outline Dimensions
Ordering Guide

6/2010—Revision 0: Initial Version

SPECIFICATIONS

 $V_{IN1}=3.6~V, V_{IN2}=V_{OUT2}+0.3~V~or~1.65~V, whichever~is~greater;~5~V~EN1=EN2=V_{IN1};\\ I_{OUT}=200~mA,~I_{OUT2}=10~mA,~C_{IN}=10~\mu F,\\ C_{OUT}=10~\mu F,~C_{OUT2}=1~\mu F,~L_{OUT}=1~\mu H;~T_{J}=-40^{\circ}C~to~+125^{\circ}C~for~minimum/maximum~specifications,~and~T_{A}=25^{\circ}C~for~typical~specifications,~unless~otherwise~noted.$

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
BUCK SECTION						
Input Voltage Range	V _{IN1}		2.3		5.5	V
Buck Output Accuracy	V _{OUT}	$I_{OUT} = 10 \text{ mA}$	-1.5		+1.5	%
		$V_{IN1} = 2.3 \text{ V or } (V_{OUT} + 0.5 \text{ V}) \text{ to } 5.5 \text{ V}, I_{OUT} = 1 \text{ mA to } 600 \text{ mA}$	-2.5		+2.5	%
Transient Load Regulation	$V_{TR\text{-}LOAD}$	$V_{OUT} = 1.8 V$				
		Load = 50 mA to 250 mA, rise/fall time = 200 ns		75		mV
		Load = 200 mA to 600 mA, rise/fall time = 200 ns		75		mV
Transient Line Regulation	V _{TR-LINE}	Line transient = 4 V to 5 V, 4 µs rise time				İ
		$V_{OUT} = 1.0 V$		40		m۷
		V _{OUT} = 1.8 V		25		mV
		$V_{OUT} = 3.3 \text{ V}$		25		mV
PWM To PSM Threshold		$V_{IN1} = 2.3 \text{ V or } (V_{OUT} + 0.5 \text{ V}) \text{ to } 5.5 \text{ V}$		100		mΑ
Output Current	I _{OUT}				600	mA
Current Limit	I _{LIM}	$V_{IN1} = 2.3 \text{ V or } (V_{OUT} + 0.5 \text{ V}) \text{ to } 5.5 \text{ V}$		1100	1300	mA
Switch On Resistance						ĺ
PFET	R _{PFET}	$V_{IN1} = 2.3 \text{ V to } 5.5 \text{ V}$		250		mΩ
NFET	R _{NFET}	$V_{IN1} = 2.3 \text{ V to } 5.5 \text{ V}$		250		mΩ
Switch Leakage Current	I _{LEAK-SW}	EN1 = GND, VIN1 = 5.5 V, and SW = 0 V			-1	μΑ
Quiescent Current	IQ	No load, device not switching		20	30	μΑ
Minimum On Time	ON-TIME _{MIN}			70		ns
Oscillator Frequency	FREQ		2.55	3.0	3.15	MHz
Frequency Foldback Threshold	V_{FOLD}	Output voltage where $f_{SW} \le 50\%$ of nominal frequency		50		%
Start-Up Time ¹	tstart-up	V _{OUT} = 1.8 V, 600 mA load		70		μs
Soft Start Time ²	SS _{TIME}	V _{OUT} = 1.8 V, 600 mA load		150		μs
LDO SECTION						
Input Voltage Range	V _{IN2}		1.65		5.5	٧
LDO Output Accuracy	V _{OUT2}	$I_{OUT2} = 10 \text{ mA}, T_J = 25^{\circ}\text{C}$	-1		+1	%
		1 mA < I_{OUT2} < 300 mA, V_{IN2} = (V_{OUT2} + 0.3 V) to 5.5 V, T_J = 25°C	-1.5		+1.5	%
		$1 \text{ mA} < I_{\text{OUT2}} < 300 \text{ mA}, V_{\text{IN2}} = (V_{\text{OUT2}} + 0.3 \text{ V}) \text{ to } 5.5 \text{ V}$	-3		+3	%
Line Regulation	$\Delta V_{OUT2}/\Delta V_{IN2}$	$V_{IN2} = (V_{OUT2} + 0.3 \text{ V}) \text{ to } 5.5 \text{ V}, I_{OUT2} = 10 \text{ mA}$	-0.05		+0.05	%/V
Load Regulation ³	ΔV _{Ουτ2} /ΔΙ _{ουτ2}	I _{OUT2} = 1 mA to 300 mA		0.001	0.005	%/m/
Dropout Voltage⁴	V _{DROPOUT}	$I_{OUT2} = 10 \text{ mA}, V_{OUT2} = 1.8 \text{ V}$		4	7	mV
		$I_{OUT2} = 300 \text{ mA}, V_{OUT2} = 1.8 \text{ V}$		110	200	mV
Ground Current	I _{AGND}	No load, buck disabled		22	35	μΑ
		$I_{OUT2} = 10 \text{ mA}$		65	90	μA
		I _{OUT2} = 300 mA		150	220	μΑ
Power Supply Rejection Ratio	PSRR	$V_{IN2} = V_{OUT2} + 1 \text{ V}, V_{IN1} = 5 \text{ V}, I_{OUT2} = 10 \text{ mA}$				İ
PSRR on V _{IN2}		10 kHz, V _{OUT2} = 1.2 V, 1.8 V, 3.3 V		65		dB
		100 kHz, V _{OUT2} = 3.3 V		53		dB
		100 kHz, V _{OUT2} = 1.8 V		54		dB
		100 kHz, V _{OUT2} = 1.2 V		55		dB

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
Output Noise	OUT _{NOISE}	$V_{IN2} = V_{IN1} = 5 \text{ V, } I_{OUT2} = 10 \text{ mA}$				
		$10 \text{ Hz to } 100 \text{ kHz}, V_{OUT2} = 0.8 \text{ V}$		29		μV rms
		10 Hz to 100 kHz, $V_{OUT2} = 1.2 \text{ V}$		40		μV rms
		10 Hz to 100 kHz, $V_{OUT2} = 1.8 \text{ V}$		50		μV rms
		10 Hz to 100 kHz, $V_{OUT2} = 2.5 \text{ V}$		66		μV rms
		10 Hz to 100 kHz, $V_{OUT2} = 3.3 \text{ V}$		88		μV rms
Current Limit	I _{LIM}	T _J = 25°C	360	500	760	mA
Input Leakage Current	I _{LEAK-LDO}	$EN2 = GND$, $V_{IN2} = 5.5 V$ and $V_{OUT2} = 0 V$			1	μΑ
Start-Up Time ¹	tstart-up	V _{OUT2} = 3.3 V, 300 mA load		70		μs
Soft Start Time ²	SSTIME	V _{OUT2} = 3.3 V, 300 mA load		130		μs
ADDITIONAL FUNCTIONS						
Undervoltage Lockout	UVLO					
Input Voltage Rising	UVLO _{RISE}			2.23	2.3	V
Input Voltage Falling	UVLOFALL		2.05	2.16		V
EN Input						
EN1, EN2 Input Logic High	V _{IH}	$2.3 \text{ V} \le \text{V}_{\text{IN1}} \le 5.5 \text{ V}$	1.0			V
EN1, EN2 Input Logic Low	VIL	$2.3 \text{ V} \le \text{V}_{\text{IN1}} \le 5.5 \text{ V}$			0.27	V
EN1, EN2 Input Leakage	I _{EN-LKG}	EN1, EN2 = V_{IN1} or GND		0.05		μΑ
		EN1, EN2 = V_{IN1} or GND			1	μΑ
Shutdown Current	I _{SHUT}	$V_{IN1} = 5.5 \text{ V}$, EN1, EN2 = GND, $T_J = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$		0.3	1.2	μΑ
Thermal Shutdown						
Threshold	TS _{SD}	T _J rising		150		°C
Hysteresis	TS _{SD-HYS}			20		°C
Power Good						
Rising Threshold	PGRISE			92		%V _{OUT}
Falling Threshold	PG _{FALL}			86		%V _{OUT}
Power-Good Hysteresis	PG _{HYS}			6		%V _{OUT}
Output Low	V _{OL}	I _{SINK} = 4 mA			0.2	V
Leakage Current	Іон	Power-good pin pull-up voltage = 5.5 V			1	μΑ
Buck to LDO Delay	t _{DELAY}	PWM mode only		5		ms
Power-Good Delay	t reset	PWM mode only		5		ms

¹ Start-up time is defined as the time between the rising edge of ENx to V_{OUTx} being at 10% of the V_{OUTx} nominal value.

RECOMMENDED SPECIFICATIONS: CAPACITORS AND INDUCTOR

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
MINIMUM INPUT AND OUTPUT CAPACITANCE ¹		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				
Buck	C _{MIN}		7.5	10		μF
LDO	C _{MIN}		0.7	1.0		μF
CAPACITOR ESR		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				Ω
Buck	Resr		0.001		0.01	Ω
LDO	R _{ESR}		0.001		1	Ω
MINIMUM INDUCTOR	IND _{MIN}		0.7	1		μΗ

¹ The minimum input and output capacitance should be greater than 0.70 μF over the full range of operating conditions. The full range of operating conditions in the application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R- and X5R-type capacitors are recommended, Y5V and Z5U capacitors are not recommended for use with any LDO.

² Soft start time is defined as the time between V_{OUTx} being at 10% to V_{OUTx} being at 90% of the V_{OUTx} nominal value.

³ Based on an endpoint calculation using 1 mA and 300 mA loads.
⁴ Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output voltages above 2.3 V.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
VIN1, VIN2 to PGND, AGND	-0.3 V to +6.5 V
VOUT2 to PGND, AGND	-0.3 V to V _{IN2}
SW to PGND, AGND	-0.3 V to V _{IN1}
FB to PGND, AGND	-0.3 V to +6.5 V
PG to PGND, AGND	-0.3 V to +6.5 V
EN1, EN2 to PGND, AGND	-0.3 V to +6.5 V
Storage Temperature Range	−65°C to +150°C
Operating Ambient Temperature Range	-40°C to +85°C
Operating Junction Temperature Range	-40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP2140 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that $T_{\rm J}$ is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may need to be derated.

In applications with moderate power dissipation and low printed circuit board (PCB) thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature ($T_{\rm J}$) of the device is dependent on the ambient temperature ($T_{\rm A}$), the power dissipation of the device ($P_{\rm D}$), and the junction-to-ambient thermal resistance of the package ($\theta_{\rm JA}$).

Maximum junction temperature (T_I) is calculated from the ambient temperature (T_A) and power dissipation (P_D) using the formula

$$T_J = T_A + (P_D \times \theta_{JA})$$

Junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of θ_{JA} may vary, depending on PCB material, layout, and environmental conditions. The specified values of θ_{JA} are based on a 4-layer, 4 in. × 3 in. circuit board. Refer to JESD 51-7 for detailed information on the board construction.

For more information, see AN-772 Application Note, A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP).

 Ψ_{JB} is the junction-to-board thermal characterization parameter with units of °C/W. Ψ_{JB} of the package is based on modeling and calculation using a 4-layer board. The JESD51-12, *Guidelines for Reporting and Using Package Thermal Information*, states that thermal characterization parameters are not the same as thermal resistances. Ψ_{JB} measures the component power flowing through multiple thermal paths rather than a single path, as in thermal resistance, θ_{JB} . Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package, factors that make Ψ_{JB} more useful in real-world applications. Maximum junction temperature (T_{J}) is calculated from the board temperature (T_{B}) and power dissipation (P_{D}) using the formula

$$T_J = T_B + (P_D \times \Psi_{JB})$$

Refer to JESD51-8 and JESD51-12 for more detailed information about Ψ_{JB} .

THERMAL RESISTANCE

 θ_{JA} and Ψ_{JB} are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance


Package Type	θ _{JA}	Ψ_{JB}	Unit
10-Lead 3 mm × 3 mm LFCSP	35.3	16.9	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD ON THE BOTTOM OF THE LFCSP PACKAGE ENHANCES THERMAL PERFORMANCE AND IS ELECTRICALLY CONNECTED TO GROUND INSIDE THE PACKAGE. IT IS RECOMMENDED THAT THE EXPOSED PAD BE CONNECTED TO THE GROUND PLANE ON THE CIRCUIT BOARD.

Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

Pin	Mnemonic	Description
1	PGND	Power Ground.
2	SW	Connection from Power MOSFETs to Inductor.
3	AGND	Analog Ground.
4	FB	Feedback from Buck Output.
5	VIN2	LDO Input Voltage.
6	VOUT2	LDO Output Voltage.
7	EN2	Logic 1 to Enable LDO or No Connect for Autosequencing.
8	EN1	Logic 1 to Enable Buck or Initiate Sequencing. This is a dual function pin and the state of EN2 determines which function is operational.
9	PG	Power Good. Open-drain output. PG is held low until both output voltages (which includes the external inductor and capacitor sensed by the FB pin) rise above 92% of nominal value. PG is held high until both outputs fall below 85% of nominal value.
10	VIN1	Analog Power Input.
	EP	Exposed Pad. The exposed pad on the bottom of the LFCSP package enhances thermal performance and is electrically connected to ground inside the package. It is recommended that the exposed pad be connected to the ground plane on the circuit board.

TYPICAL PERFORMANCE CHARACTERISTICS

BUCK OUTPUT

 $V_{\rm INI}$ = 4 V, $V_{\rm OUT}$ = 1.8 V, $I_{\rm OUT}$ = 10 mA, $C_{\rm IN}$ = $C_{\rm OUT}$ = 10 μ F, $T_{\rm A}$ = 25°C, unless otherwise noted.




Figure 4. Quiescent Supply Current vs. Input Voltage, Different Temperatures




Figure 5. Switching Frequency vs. Input Voltage, Different Temperatures




Figure 6. Switching Frequency vs. Temperature, Different Input Voltages




Figure 7. Output Voltage vs. Temperature, $V_{IN1} = 2.3 \text{ V}$, Different Loads




Figure 8. Current Limit vs. Temperature, Different Input Voltages




Figure 9. PSM to PWM Mode Transition vs. Input Voltage, Different Temperatures

 $V_{\rm INI}$ = 4 V, $V_{\rm OUT}$ = 1.8 V, $I_{\rm OUT}$ = 10 mA, $C_{\rm IN}$ = $C_{\rm OUT}$ = 10 μ F, $T_{\rm A}$ = 25°C, unless otherwise noted.




Figure 10. Line Regulation, $V_{OUT} = 1.8 \text{ V}$, Different Loads




Figure 11. Load Regulation, $V_{OUT} = 1.8 \text{ V}$, $V_{IN1} = 2.3 \text{ V}$




Figure 12. Load Regulation, $V_{OUT} = 1.2 \text{ V}$, $V_{IN1} = 2.3 \text{ V}$




Figure 13. Load Regulation, Vout = 3.3 V




Figure 14. Efficiency vs. Load Current, V_{OUT} = 1.8 V, Different Input Voltages




Figure 15. Efficiency vs. Load Current, $V_{OUT} = 1.8 \text{ V}$, Different Temperatures

 $V_{\rm IN1}$ = 4 V, $V_{\rm OUT}$ = 1.8 V, $I_{\rm OUT}$ = 10 mA, $C_{\rm IN}$ = $C_{\rm OUT}$ = 10 μ F, $T_{\rm A}$ = 25°C, unless otherwise noted.




Figure 16. Efficiency vs. Load Current, V_{OUT} = 1.2 V, Different Input Voltages




Figure 17. Efficiency vs. Load Current, $V_{OUT} = 1.2 \text{ V}$, Different Temperatures




Figure 18. Line Transient, V_{OUT} = 1.8 V, Power Save Mode, 50 mA, V_{INI} = 4 V to 5 V, 4 μs Rise Time




Figure 19. Efficiency vs. Load Current, $V_{OUT} = 3.3 \text{ V}$, Different Temperatures




Figure 20. Efficiency vs. Load Current, Vout = 3.3 V, Different Input Voltages




Figure 21. Line Transient, V_{OUT} = 1.8 V, PWM Mode, 600 mA, V_{IN1} = 4 V to 5 V, 4 μs Rise Time

 $V_{\rm INI}$ = 4 V, $V_{\rm OUT}$ = 1.8 V, $I_{\rm OUT}$ = 10 mA, $C_{\rm IN}$ = $C_{\rm OUT}$ = 10 μ F, $T_{\rm A}$ = 25°C, unless otherwise noted.




Figure 22. Line Transient, $V_{OUT} = 1.2 V$, PSM Mode, 50 mA, $V_{INI} = 4 V$ to 5 V, $4 \mu s$ Rise Time




Figure 23. Line Transient, $V_{OUT} = 1.2 V$, PWM Mode, 600 mA, $V_{IN1} = 4 V$ to 5 V, $4 \mu s$ Rise Time




Figure 24. Line Transient, $V_{\text{OUT}} = 3.3 \text{ V}$, PSM Mode, 50 mA, $V_{\text{INI}} = 4 \text{ V}$ to 5 V, 4 μs Rise Time




Figure 25. Line Transient, $V_{OUT} = 3.3 \text{ V}$, PWM Mode, 600 mA, $V_{IN1} = 4 \text{ V}$ to 5 V, $4 \mu s$ Rise Time




Figure 26. Load Transient, V_{OUT} = 1.8 V, 200 mA to 600 mA, Load Current Rise Time = 200 ns




Figure 27. Load Transient, $V_{\text{OUT}} = 1.8 \text{ V}$, 50 mA to 250 mA, Load Current Rise Time = 200 ns

 $V_{\rm INI}$ = 4 V, $V_{\rm OUT}$ = 1.8 V, $I_{\rm OUT}$ = 10 mA, $C_{\rm IN}$ = $C_{\rm OUT}$ = 10 μ F, $T_{\rm A}$ = 25°C, unless otherwise noted.




Figure 28. Load Transient, $V_{OUT} = 1.8 V$, 10 mA to 110 mA, Load Current Rise Time = 200 ns




Figure 29. Load Transient, $V_{OUT} = 3.3 V$, 200 mA to 600 mA, Load Current Rise Time = 200 ns




Figure 30. Load Transient, $V_{\text{OUT}} = 3.3 \text{ V}$, 50 mA to 250 mA, Load Current Rise Time = 200 ns




Figure 31. Load Transient, $V_{OUT} = 3.3 V$,10 mA to 110 mA, Load Current Rise Time = 200 ns




Figure 32. Load Transient, V_{OUT} = 1.2 V, 200 mA to 600 mA, Load Current Rise Time = 200 ns





Figure 33. Load Transient, $V_{OUT} = 1.2 \text{ V}$, 50 mA to 250 mA, Load Current Rise Time = 200 ns






Figure 34. Load Transient, $V_{OUT} = 1.2 V$,10 mA to 110 mA, Load Current Rise Time = 200 ns




Figure 35. Startup, $V_{OUT} = 1.8 V$, 10 mA




Figure 36. Startup, $V_{OUT} = 1.8 V$, 600 mA




Figure 37. Startup, $V_{OUT} = 3.3 V$, 10 mA




Figure 38. Startup, $V_{OUT} = 3.3 V$, 600 mA




Figure 39. Startup, $V_{OUT} = 1.2 V$, 10 mA

 $V_{\rm IN1} = 4~V,~V_{\rm OUT} = 1.8~V,~I_{\rm OUT} = 10~mA,~C_{\rm IN} = C_{\rm OUT} = 10~\mu\text{F},~T_{\rm A} = 25^{\circ}\text{C},~unless~otherwise~noted.$




Figure 40. Startup, $V_{OUT} = 1.2 V$, 600 mA




Figure 41. Startup, Autosequence Mode, $V_{OUT} = 1.8 \text{ V}$, $V_{OUT2} = 1.2 \text{ V}$

LDO OUTPUT

 $V_{\rm IN1} = 5$ V, $V_{\rm IN2} = 2.3$ V, $V_{\rm OUT2} = 1.8$ V, $I_{\rm OUT2} = 10$ mA, $C_{\rm IN2} = C_{\rm OUT2} = 1$ μ F, $T_{\rm A} = 25^{\circ}$ C, unless otherwise noted.




Figure 42. Output Voltage vs. Junction Temperature, Different Loads




Figure 43. Output Voltage vs. Load Current




Figure 44. Output Voltage vs. Input Voltage, Different Loads




Figure 45. Ground Current vs. Junction Temperature, Different Loads




Figure 46. Ground Current vs. Load Current




Figure 47. Ground Current vs. Input Voltage, Different Loads

 $V_{\rm IN1} = 5$ V, $V_{\rm IN2} = 2.3$ V, $V_{\rm OUT2} = 1.8$ V, $I_{\rm OUT2} = 10$ mA, $C_{\rm IN2} = C_{\rm OUT2} = 1$ μ F, $T_{\rm A} = 25^{\circ}$ C, unless otherwise noted.




Figure 48. Shutdown Current vs. Temperature at Various Input Voltages




Figure 49. Dropout Voltage vs. Load Current




Figure 50. Output Voltage vs. Input Voltage (in Dropout)




Figure 51. Ground Current vs. Input Voltage (in Dropout)




Figure 52. Power Supply Rejection Ratio vs. Frequency $V_{OUT2} = 1.2 \text{ V}$, $V_{IN1} = 5 \text{ V}$, $V_{IN2} = 2.2 \text{ V}$




Figure 53. Power Supply Rejection Ratio vs. Frequency $V_{OUT2} = 1.2 \text{ V}, V_{IN1} = 5 \text{ V}, V_{IN2} = 1.7 \text{ V}$






Figure 54. Power Supply Rejection Ratio vs. Frequency, $V_{\text{OUT2}} = 3.3 \text{ V}$, $V_{\text{IN1}} = 5 \text{ V}$, $V_{\text{IN2}} = 4.3 \text{ V}$




Figure 55. Power Supply Rejection Ratio vs. Frequency, V_{OUT2} = 1.8 V, V_{IN1} = 5 V, V_{IN2} = 2.8 V




Figure 56. Output Noise Spectrum, $V_{IN2} = 5 V$, Load Current = 10 mA




Figure 57. Power Supply Rejection Ratio vs. Frequency, $V_{\text{OUT2}} = 3.3 \text{ V}$, $V_{\text{IN1}} = 5 \text{ V}$, $V_{\text{IN2}} = 3.8 \text{ V}$




Figure 58. Power Supply Rejection Ratio vs. Frequency $V_{OUT2} = 1.8 \text{ V}$, $V_{IN1} = 5 \text{ V}$, $V_{IN2} = 2.3 \text{ V}$




Figure 59. Output Noise vs. Load Current and Output Voltage $V_{MQ} = 5 V$

 $V_{\text{INI}} = 5 \text{ V}, V_{\text{IN2}} = 2.3 \text{ V}, V_{\text{OUT2}} = 1.8 \text{ V}, I_{\text{OUT2}} = 10 \text{ mA}, C_{\text{IN2}} = C_{\text{OUT2}} = 1 \text{ } \mu\text{F}, T_{\text{A}} = 25^{\circ}\text{C}, \text{ unless otherwise noted.}$




Figure 60. Load Transient Response, V_{IN2} = 4 V, V_{OUT2} = 1.2 V, 1 mA to 300 mA, Load Current Rise Time = 200 ns




Figure 61. Load Transient Response, $V_{\rm IN2}$ = 4 V, $V_{\rm OUT2}$ = 1.8 V, 1 mA to 300 mA, Load Current Rise Time = 200 ns




Figure 62. Load Transient Response, $V_{IN2} = 4 V$, $V_{OUT2} = 3.3 V$, 1 mA to 300 mA, Load Current Rise Time = 200 ns




Figure 63. Line Transient Response, V_{OUT2} = 1.8 V, Load Current = 1 mA, V_{IN2} = 4 V to 5 V, 1 μ s Rise Time




Figure 64. Line Transient Response, $V_{\text{OUT2}} = 1.2 \text{ V}$, Load Current = 1 mA, $V_{\text{IN2}} = 4 \text{ V to 5 V}$, 1 μ s Rise Time




Figure 65. Line Transient Response, $V_{OUT2} = 3.3 \text{ V}$, Load Current = 1 mA, $V_{IN2} = 4 \text{ V}$ to 5 V, 1 μ s Rise Time

 $V_{\rm IN1} = 5$ V, $V_{\rm IN2} = 2.3$ V, $V_{\rm OUT2} = 1.8$ V, $I_{\rm OUT2} = 10$ mA, $C_{\rm IN2} = C_{\rm OUT2} = 1$ μ F, $T_{\rm A} = 25^{\circ}$ C, unless otherwise noted.




Figure 66. Line Transient Response, $V_{OUT2} = 1.8 \text{ V}$, Load Current = 300 mA, $V_{IN2} = 4 \text{ V}$ to 5 V, 1 μ s Rise Time




Figure 67. Line Transient Response, $V_{\text{OUT2}} = 1.2 \text{ V}$, Load Current = 300 mA, $V_{\text{IN2}} = 4 \text{ V}$ to 5 V, 1 μ s Rise Time




Figure 68. Line Transient Response, $V_{OUT2} = 3.3 \text{ V}$, Load Current = 300 mA, $V_{IN2} = 4 \text{ V}$ to 5 V, 1 μ s Rise Time

THEORY OF OPERATION




Figure 69. Internal Block Diagram

BUCK SECTION

The ADP2140 contains a step-down dc-to-dc converter that uses a fixed frequency, high speed current-mode architecture. The high 3 MHz switching frequency and tiny 10-lead, 3 mm \times 3 mm LFCSP package allow for a small step-down dc-to-dc converter solution.

The ADP2140 operates with an input voltage from 2.3~V to 5.5~V. Output voltage options are 1.0~V, 1.1~V, 1.2~V, 1.5~V, 1.8~V, 1.875~V, 2.5~V, and 3.3~V.

CONTROL SCHEME

The ADP2140 operates with a fixed frequency, current-mode PWM control architecture at medium to high loads for high efficiency, but shifts to a variable frequency control scheme at light loads for lower quiescent current. When operating in fixed frequency PWM mode, the duty cycle of the integrated switches adjust to regulate the output voltage, but when operating in power saving mode (PSM) at light loads, the switching frequency adjusts to regulate the output voltage.

The ADP2140 operates in the PWM mode only when the load current is greater than the pulse skipping threshold current. At load currents below this value, the converter smoothly transitions to the PSM mode of operation.

PWM OPERATION

In PWM mode, the ADP2140 operates at a fixed frequency of 3 MHz set by an internal oscillator. At the start of each oscillator cycle, the P-channel MOSFET switch is turned on, putting a

positive voltage across the inductor. Current in the inductor increases until the current sense signal crosses the peak inductor current level that turns off the P-channel MOSFET switch and turns on the N-channel MOSFET synchronous rectifier. This puts a negative voltage across the inductor, causing the inductor current to decrease. The synchronous rectifier stays on for the remainder of the cycle, unless the inductor current reaches zero, which causes the zero-crossing comparator to turn off the N-channel MOSFET.

PSM OPERATION

The ADP2140 has a smooth transition to the variable frequency PSM mode of operation when the load current decreases below the pulse skipping threshold current, switching only as necessary to maintain the output voltage within regulation. When the output voltage dips below regulation, the ADP2140 enters PWM mode for a few oscillator cycles to increase the output voltage back to regulation. During the wait time between bursts, both power switches are off, and the output capacitor supplies the entire load current. Because the output voltage occasionally dips and recovers, the output voltage ripple in this mode is larger than the ripple in the PWM mode of operation.

PULSE SKIPPING THRESHOLD

The output current at which the ADP2140 transitions from variable frequency PSM control to fixed frequency PWM control is called the pulse skipping threshold. The pulse skipping threshold has been optimized for excellent efficiency over all load currents.

SELECTED FEATURES SHORT-CIRCUIT PROTECTION

The ADP2140 includes frequency foldback to prevent output current runaway on a hard short. When the voltage at the feedback pin falls below 50% of the nominal output voltage, indicating the possibility of a hard short at the output, the switching frequency is reduced to 1/2 of the internal oscillator frequency. The reduction in the switching frequency gives more time for the inductor to discharge, preventing a runaway of output current.

UNDERVOLTAGE LOCKOUT

To protect against battery discharge, undervoltage lockout circuitry is integrated on the ADP2140. If the input voltage drops below the 2.15 V UVLO threshold, the ADP2140 shuts down and both the power switch and synchronous rectifier turn off. When the voltage rises again above the UVLO threshold, the soft start period initiates and the part is enabled.

THERMAL PROTECTION

In the event that the ADP2140 junction temperatures rises above 150°C, the thermal shutdown circuit turns off the converter. Extreme junction temperatures can be the result of high current operation, poor circuit board design, and/or high ambient temperature. A 20°C hysteresis is included; thus, when thermal shutdown occurs, the ADP2140 does not return to operation until the on-chip temperature drops below 130°C. When emerging from a thermal shutdown, soft start initiates.

SOFT START

The ADP2140 has an internal soft start function that ramps the output voltage in a controlled manner upon startup, thereby limiting the inrush current. This prevents possible input voltage drops when a battery or a high impedance power source is connected to the input of the converter.

CURRENT LIMIT

The ADP2140 has protection circuitry to limit the direction and amount of current to 1000 mA flowing through the power switch and synchronous rectifier. The positive current limit on the power switch limits the amount of current that can flow from the input to the output, and the negative current limit on the synchronous rectifier prevents the inductor current from reversing direction and flowing out of the load.

The ADP2140 also provides a negative current limit to prevent an excessive reverse inductor current when the switching section sinks current from the load in forced continuous conduction mode. Under negative current limit conditions, both the highside and low-side switches are disabled.

POWER-GOOD PIN

The ADP2140 has a dedicated pin (PG) to signal the state of the monitored output voltages. The voltage monitor circuit has an active high, open-drain output requiring an external pull-up resistor typically supplied from the I/O supply rail, as shown in . The voltage monitor circuit has a small amount of hysteresis and is deglitched to ensure that noise or external perturbations do not trigger the PG line.

LDO SECTION

The ADP2140 low dropout linear regulator uses an advanced proprietary architecture to achieve low quiescent current, and high efficiency regulation. It also provides high power supply rejection ratio (PSRR), low output noise, and excellent line and load transient response with just a small 1 μF ceramic output capacitor. The wide input voltage range of 1.65 V to 5.5 V allows it to operate from either the input or output of the buck. Supply current in shutdown mode is typically 0.3 μA .

Internally, the LDO consists of a reference, an error amplifier, a feedback voltage divider, and a pass device. The output current is delivered via the pass device, which is controlled by the error amplifier, forming a negative feedback system ideally driving the feedback voltage to be equal to the reference voltage. If the feedback voltage is lower than the reference voltage, the negative feedback drives more current, increasing the output voltage. If the feedback voltage is higher than the reference voltage, the negative feedback drives less current, decreasing the output voltage. The positive supply for all circuitry, except the pass device, is the VIN1 pin.

The LDO has an internal soft start that limits the output voltage ramp period to approximately 130 μ s.

The LDO is available in 0.8 V, 1.0 V, 1.1 V, 1.2 V, 1.3 V, 1.5 V, 2.5 V, 2.8 V, 3.0 V, and 3.3 V output voltage options.

APPLICATIONS INFORMATION POWER SEQUENCING

The ADP2140 has a flexible power sequencing system supporting two distinct activation modes:

- Individual activation control is where EN1 controls only
 the buck regulator and EN2 controls only the LDO. A high
 level on Pin EN1 turns on the buck and a high level on
 Pin EN2 turns on the LDO. A logic low level turns off the
 respective regulator.
- Autosequencing is where the two regulators turn on in a specified order and delay after a low-to-high transition on the EN1 pin.

Select the activation mode (individual or autosequence) by decoding the state of Pin EN2. The individual activation mode is selected when the EN2 pin is driven externally or hardwired to a voltage level (VIN1 or PGND). The autosequencing mode is selected when the EN2 pin remains unconnected (floating).

To minimize quiescent current consumption, the mode selection executes one time only during the rising edge of VIN1. The detection circuit then activates for the time needed to assess the EN2 state, after which time the circuit is disabled until VIN1 falls below 0.5 V.

When EN2 is unconnected, the internal control circuit provides a termination resistance to ground. The $100~k\Omega$ termination resistance is low enough to guarantee insensitivity to noise and transients. The termination resistor is disabled in the event that the EN2 pin is driven externally to a logic level high (individual activation mode assumed) to reduce the quiescent current consumption.

When the autosequencing mode is selected, the EN1 pin is used to start the on/off sequence of the regulators. A logic high sequences the regulators on whereas a logic low sequences the regulators off. The regulator activation order is associated with the voltage selected for the buck regulator and the LDO.

When the turn on or turn off autosequence starts, the start-up delay between the first and the second regulator is fixed to 5 ms in PWM mode (t_{REG12} , as shown in Figure 71 and Figure 72).

When the application requires activating and deactivating the regulators at the same time, use the individual activation mode, which connects the EN1 and EN2 pins together, as shown in Figure 75.

Table 6. Power Sequencing Modes

EN2 ¹	EN1	Description
0	0	Individual mode: both regulators are off.
0	1	Individual mode: buck regulator is on.
1	0	Individual mode: LDO regulator is on.
1	1	Individual mode: both regulators are on.
NC	Rising edge	Autosequence: Buck regulator turns on, then the LDO regulator turns on. The LDO voltage is less than the buck voltage.
NC	Rising edge	Autosequence: LDO regulator turns on, then the buck regulator turns on. The LDO voltage is greater than the buck voltage.
NC	Rising edge	Autosequence: If the buck voltage is 1.875 V, then the LDO regulator always turns on first.
NC	Falling edge	Autosequence: The LDO and buck regulators turn off at the same time.

¹ NC means not connected.

Figure 70 to Figure 75 use the following symbols, as described in Table 7.

Table 7. Timing Symbols

Symbol	Description	Typical Value
tstart	Time needed for the internal circuitry to activate the first regulator	60 μs
tss	Regulator soft start time	330 μs
t _{reset}	Time delay from power-good condition to the release of PG	5 ms
t _{REG12}	Delay time between buck and LDO activation	5 ms




Figure 70. Individual Activation Mode




Figure 71. Autosequencing Mode, Buck First Then LDO




Figure 72. Autosequencing Mode, LDO First Then Buck

The PG responds to the last activated regulator. As described in the Power Sequencing section, the regulator order in the auto-sequencing mode is defined by the voltage option combination. Therefore, if the sequence is buck first, the LDO and the PG signal are active low for $t_{\tt RESET}$ after $V_{\tt LDO}$ reaches 92% of the rated output voltage, at which time PG goes high and remains high for as long as $V_{\tt LDO}$ is above 86% of the rated output voltage. When the sequencing is LDO first then buck, $V_{\tt BUCK}$ controls PG. This control scheme also applies when the individual activation mode is selected.

As soon as either regulator output voltage drops below 86% of the respective nominal level, the PG pin is forced low.




Figure 73. Individual Activation Mode, Both Regulators Sensed




Figure 74. Individual Activation Mode, One Regulator Only (Buck) Sensed




Figure 75. Individual Activation Mode, No Activation/Deactivation Delay Between Regulators, EN1 and EN2 Pins Tied Together




Figure 76. Autosequence Mode Turn On Behavior, Buck Voltage = 1.8 V, LDO Voltage = 1.2 V, Buck Load = 500 mA, LDO Load = 100 mA




Figure 77. Autosequence Mode Turn On Behavior, Buck Voltage = 1.8 V, LDO Voltage = 1.2 V, Buck Load = 500 mA, LDO Load = 100 mA




Figure 78. Autosequence Mode Turn On Behavior, Buck Voltage = 1.8 V, LDO Voltage = 1.2 V, Buck Load = 500 mA, LDO Load = 100 mA




Figure 79. Autosequence Mode Turn On Behavior, Buck Voltage = 1.8 V, LDO Voltage = 1.2 V, Buck Load = 1 mA, LDO Load = 100 mA




Figure 80. Autosequence Mode Turn On Behavior, Buck Voltage = 1.0 V, LDO Voltage = 3.3 V, Buck Load = 500 mA, LDO Load = 100 mA




Figure 81. Autosequence Mode Turn On Behavior, Buck Voltage = 1.0 V, LDO Voltage = 3.3 V, Buck Load = 500 mA, LDO Load = 100 mA (Expanded Version of Figure 80)




Figure 82. Autosequence Mode Turn Off Behavior, Buck Voltage = 1.0 V, LDO Voltage = 3.3 V, Buck Load = 500 mA, LDO Load = 100 mA




Figure 83. Autosequence Mode Turn On Behavior, Buck Voltage = 1.0 V, LDO Voltage = 3.3 V, Buck Load = 1 mA, LDO Load = 100 mA




Figure 84. Individual Activation Mode, EN1 and EN2 Pins Tied Together

POWER-GOOD FUNCTION

The ADP2140 power-good (PG) pin indicates the state of the monitored output voltages. The PG function is the logical AND of the state of both outputs. The PG function is an active high, open-drain output, requiring an external pull-up resistor typically supplied from the I/O supply rail, as shown in . When the sensed output voltages are below 92% of their nominal value, the PG pin is held low. When the sensed output voltages rise above 92% of the nominal levels, the PG line is pulled high after $t_{\mbox{\scriptsize RESET}}$. The PG pin remains high as long as the sensed output voltages are above 86% of the nominal output voltage levels.

The typical PG delay when the buck is in PWM mode is 5 ms. When the part is in PSM mode, the PG delay is load dependent because the internal clock is disabled to reduce quiescent current during the sleep stage. PG delay varies from hundreds of microseconds at $10 \, \text{mA}$, up to seconds at current loads of less than $10 \, \mu\text{A}$.




Figure 85. Typical PG Timing

EXTERNAL COMPONENT SELECTION

The external component selection for the ADP2140 application circuit that is shown in Table 8, Table 9, and Figure 86 is dependent on input voltage, output voltage, and load current requirements. Additionally, trade-offs between performance parameters such as efficiency and transient response can be made by varying the choice of external components.

SELECTING THE INDUCTOR

The high frequency switching of the ADP2140 allows the selection of small chip inductors. The inductor value affects the transition between CFM to PSM, efficiency, output ripple, and current limit values. Use the following equation to calculate the inductor ripple current:

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{sw} \times L}$$

where:

 f_{SW} is the switching frequency (3 MHz typical). L is the inductor value.

The dc resistance (DCR) value of the selected inductor affects efficiency, but a decrease in this value typically means an increase in root mean square (rms) losses in the core and skin. As a minimum requirement, the dc current rating of the inductor should be equal to the maximum load current plus half of the inductor current ripple, as shown by the following equation:

$$I_{PK} = I_{LOAD(MAX)} + (\frac{\Delta I_L}{2})$$

OUTPUT CAPACITOR

Output capacitance is required to minimize the voltage overshoot and ripple present on the output. Capacitors with low equivalent series resistance (ESR) values are recommended to produce low output ripple. For good stability over temperature, use capacitors such as the X5R or X7R dielectric. Do not use the Y5V and Z5U capacitors; they are not suitable for this application because of their large variation in capacitance over temperature and dc bias voltage. The minimum output capacitance (C_{OUT_MIN}) is determined by the following V_{RIPPLE} and C_{OUT_MIN} equations.

For acceptable maximum output voltage ripple,

$$V_{RIPPLE} = \Delta I_L \times (ESR_{COUT} + 1/(8 \times f_{SW} \times C_{OUT_MIN}))$$

Therefore,

$$C_{OUT_MIN} = \Delta I_L / (8 \times f_{SW} \times (V_{RIPPLE} - \Delta I_L \times ESR_{COUT}))$$

where

 V_{RIPPLE} is allowable peak-to-peak output voltage ripple in V. ΔI_L is the inductor ripple current in A.

 ESR_{COUT} is the equivalent series resistance of the capacitor in Ω . f_{SW} is the converter switching frequency in Hz.

Increasing the output capacitor has no effect on stability and increasing the output capacitance may further reduce output ripple and enhance load transient response. When choosing this value, it is also important to account for the loss of capacitance due to output voltage dc bias. For recommended 10 μF capacitors, please refer to Table 9.

INPUT CAPACITOR

Input capacitance is required to reduce input voltage ripple; therefore, place the input capacitor as close as possible to the VINx pins. As with the output capacitor, a low ESR X7R- or X5R-type capacitor is recommended to help minimize the input voltage

ripple. Use the following equation to determine the minimum input capacitance:

$$I_{\mathit{CIN}} \geq I_{\mathit{LOAD(MAX)}} \sqrt{\frac{V_{\mathit{OUT}}(V_{\mathit{IN}} - V_{\mathit{OUT}})}{V_{\mathit{IN}}}}$$

EFFICIENCY

Efficiency is defined as the ratio of output power to input power. The high efficiency of the ADP2140 has two distinct advantages. First, only a small amount of power is lost in the dc-to-dc converter package, which in turn, reduces thermal constraints. In addition, high efficiency delivers the maximum output power for the given input power, thereby extending battery life in portable applications.

Power Switch Conduction Losses

Power switch dc conduction losses are caused by the flow of output current through the P-channel power switch and the N-channel synchronous rectifier, which have internal resistances ($R_{\rm DS(ON)}$) associated with them. The amount of power loss can be approximated by

$$P_{SW_COND} = (R_{DS(ON)_P} \times D + R_{DS(ON)_N} \times (1-D)) \times I_{OUT}^{\ 2}$$
 where
$$D = \frac{V_{OUT}}{V_{DS}}$$

The internal resistance of the power switches increases with temperature but decreases with higher input voltage.

Inductor Losses

Inductor conduction losses are caused by the flow of current through the inductor, which has an internal resistance (DCR) associated with it. Larger size inductors have smaller DCR, which can decrease inductor conduction losses. Inductor core losses relate to the magnetic permeability of the core material. Because the ADP2140 is a high switching frequency dc-to-dc converter, shielded ferrite core material is recommended for its low core losses and low EMI.

To estimate the total amount of power lost in the inductor, use the following equation:

$$P_L = DCR \times I_{OUT}^2 + Core\ Losses$$

Switching Losses

Switching losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. Each time a power device gate is turned on and turned off, the driver transfers a charge, ΔQ , from the input supply to the gate, and then from the gate to ground.

Estimate switching losses using the following equation:

$$P_{SW} = (C_{GATE_P} + C_{GATE_N}) \times V_{IN}^2 \times f_{SW}$$

where:

 C_{GATE_P} is the gate capacitance of the internal high-side switch. C_{GATE_N} is the gate capacitance of the internal low-side switch. f_{SW} is the switching frequency.

Transition Losses

Transition losses occur because the P-channel switch cannot turn on or turn off instantaneously. In the middle of an SW node transition, the power switch provides all of the inductor current. The source-to-drain voltage of the power switch is half the input voltage, resulting in power loss. Transition losses increase with both load current and input voltage and occur twice for each switching cycle.

Use the following equation to estimate transition losses:

$$P_{TRAN} = V_{IN}/2 \times I_{OUT} \times (t_r + t_f) \times f_{SW}$$

where:

 t_r is the rise time of the SW node. t_f is the fall time of the SW node.

RECOMMENDED BUCK EXTERNAL COMPONENTS

The recommended buck external components for use with the ADP2140 are listed in Table 8 (inductors) and Table 9 (capacitors).




Figure 86. Typical Application Circuit with LDO Connected to Input Voltage

Table 8. 1.0 μH Inductors

Vendor	Model	Case Size	Dimensions	ISAT (mA)	DCR (mΩ)
Murata	LQM21PN1R0MC0D	0805	2.0 mm × 1.25 mm × 0.5 mm	800	190
Murata	LQM31PN1R0M00L	1206	3.2 mm × 1.6 mm × 0.95 mm	1200	120
Murata	LQM2HPN1R0MJ0	1008	2.5 mm × 2.0 mm × 0.95 mm	1500	90
FDK	MIPSA2520D1R0		2.5 mm × 2.0 mm × 1.0 mm	1200	90

Table 9. 10 µF Capacitors

Vendor	Туре	Model	Case Size	Voltage Rating
Murata	X5R	GRM219R60J106	0805	6.3 V
Taiyo Yuden	X5R	JMK212BJ106	0805	6.3 V
TDK	X5R	C1608X5R0J106	0603	6.3 V

LDO CAPACITOR SELECTION

Output Capacitor

The ADP2140 LDO is designed for operation with small, space-saving ceramic capacitors, but functions with most commonly used capacitors as long as care is taken about the effective series resistance (ESR) value. The ESR of the output capacitor affects stability of the LDO control loop. A minimum of 0.70 μF capacitance with an ESR of 1 Ω or less is recommended to ensure stability of the ADP2140. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP2140 to large changes in load current. Figure 87 shows the transient response for an output capacitance value of 1 μF .




Figure 87. Output Transient Response, $V_{OUT2} = 1.8 \text{ V}$, $C_{OUT} = 1 \mu \bar{F}$, 1 mA to 300 mA, Load Current Rise Time = 200 ns

Input Bypass Capacitor

Connecting a 1 μF capacitor from VIN to GND reduces the circuit sensitivity to the PCB layout, especially when long input traces or high source impedance are encountered. If greater than 1 μF of output capacitance is required, increase the input capacitor to match it.

Input and Output Capacitor Properties

Use any good quality ceramic capacitors with the ADP2140, as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended for best performance. Y5V and Z5U dielectrics are not recommended for use with any LDO because of their poor temperature and dc bias characteristics.

Figure 88 depicts the capacitance vs. voltage bias characteristic of a 0402 1 μ F, 10 V, X5R capacitor. The voltage stability of a capacitor is strongly influenced by the capacitor size and voltage rating. In general, a capacitor in a larger package or higher voltage rating exhibits better stability. The temperature variation of the X5R dielectric is about $\pm 15\%$ over the -40° C to $+85^{\circ}$ C temperature range and is not a function of package or voltage rating.




Figure 88. Capacitance vs. Voltage Characteristic

Use Equation 1 to determine the worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage.

$$C_{EFF} = C_{BIAS} \times (1 - TEMPCO) \times (1 - TOL) \tag{1}$$

where:

C_{BIAS} is the effective capacitance at the operating voltage. *TEMPCO* is the worst-case capacitor temperature coefficient. *TOL* is the worst-case component tolerance.

In this example, the worst-case temperature coefficient (TEMPCO) over -40° C to $+85^{\circ}$ C is assumed to be 15% for an X5R dielectric. The tolerance of the capacitor (TOL) is assumed to be 10%, and C_{BIAS} is 0.94 µF at 1.8 V as shown in Figure 88.

Substituting these values in Equation 1 yields

$$C_{EFF} = 0.94 \,\mu\text{F} \times (1 - 0.15) \times (1 - 0.1) = 0.719 \,\mu\text{F}$$

Therefore, the capacitor chosen in this example meets the minimum capacitance requirement of the LDO over temperature and tolerance at the chosen output voltage.

To guarantee the performance of the ADP2140, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors are evaluated for each application.

LDO AS A POSTREGULATOR TO REDUCE BUCK OUTPUT NOISE

The output of the buck regulator may not be suitable for many noise sensitive applications because of its inherent switching noise. This is particularly true when the buck is operating in PSM mode because the switching noise may be in the audio range. The ADP2140 LDO can greatly reduce the noise at the output of the buck at high efficiency because of the load dropout voltage of the LDO and the high PSRR of the LDO. Figure 89 and Figure 90 show the noise reduction that is possible when the LDO is used as a post regulator.




Figure 89. LDO as a Postregulator (see Figure 2), $V_{OUT} = 1.8 \text{ V}$, Load Current = 50 mA, $V_{OUT2} = 1.2 \text{ V}$, Load Current = 50 mA




Figure 90. LDO as a Postregulator (see Figure 2), V_{OUT} = 1.8 V, Load Current = 500 mA, V_{OUT2} = 1.2 V, Load Current = 50 mA

THERMAL CONSIDERATIONS

In most applications, the ADP2140 does not dissipate much heat due to its high efficiency. However, in applications with high ambient temperature and high supply voltage-to-output voltage differential, the heat dissipated in the package is large enough that it can cause the junction temperature of the die to exceed the maximum junction temperature of 125°C.

When the junction temperature exceeds 150°C, the converter enters thermal shutdown. It recovers only after the junction temperature has decreased below 130°C to prevent any permanent damage. Therefore, thermal analysis for the chosen application is very important to guarantee reliable performance over all conditions. The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 2.

To guarantee reliable operation, the junction temperature of the ADP2140 must not exceed 125°C. To ensure the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The θ_{JA} number is dependent on the package assembly compounds that are used and the amount of copper used to solder the package GND pins to the PCB. Table 10 shows typical θ_{JA} values of the 10-lead, 3 mm \times 3 mm LFCSP for various PCB copper sizes.

Table 10. Typical θ_{JA} Values

Copper Size (mm²)	θ _{JA} (°C/W)
01	42.5
50	40.0
100	38.8
300	37.2
500	36.2

¹ The device is soldered to minimum size pin traces.

The junction temperature of the ADP2140 can be calculated from the following equation:

$$T_I = T_A + (P_D \times \theta_{IA}) \tag{2}$$

where:

 T_A is the ambient temperature.

 P_D is the total power dissipation in the die, given by

$$P_D = P_{LDO} + P_{BUCK}$$

where:

$$P_{LDO} = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{AGND})$$
(3)

$$P_{BUCK} = P_{SW} + P_{TRAN} + P_{SW COND} \tag{4}$$

where:

 I_{LOAD} is the LDO load current.

*I*_{AGND} is the analog ground current.

 V_{IN} and V_{OUT} are the LDO input and output voltages, respectively.

 P_{SW} , P_{TRAN} , and P_{SW_COND} are defined in the Efficiency section.

For a given ambient temperature and total power dissipation, there exists a minimum copper size requirement for the PCB to ensure the junction temperature does not rise above 125°C. The following figures show junction temperature calculations for different ambient temperatures, total power dissipation, and areas of PCB copper.




Figure 91. Junction Temperature vs. Power Dissipation, $T_A = 25^{\circ}C$




Figure 92. Junction Temperature vs. Power Dissipation, $T_A = 50^{\circ}$ C




Figure 93. Junction Temperature vs. Power Dissipation, $T_A = 65^{\circ}C$




Figure 94. Junction Temperature vs. Power Dissipation, $T_A = 85^{\circ}C$

In cases where the board temperature is known, use the thermal characterization parameter, Ψ_{JB} , to estimate the junction temperature rise. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the formula

$$T_J = T_B + (P_D \times \Psi_{JB}) \tag{5}$$

The typical Ψ_{JB} value for the 10-lead, 3 mm \times 3 mm LFCSP is 16.9°C/W.




Figure 95. Junction Temperature vs. Power Dissipation

PCB LAYOUT CONSIDERATIONS

Improve heat dissipation from the package by increasing the amount of copper attached to the pins of the ADP2140. However, as listed in Table 10, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Poor layout can affect the ADP2140 buck performance causing electromagnetic interference (EMI) and electromagnetic compatibility (EMC) performance, ground bounce, and voltage losses; thus, regulation and stability can be affected. Implement a good layout using the following rules:

- Place the inductor, input capacitor, and output capacitor close to the IC using short tracks. These components carry high switching frequencies and long, large tracks act like antennas.
- Route the output voltage path away from the inductor and SW node to minimize noise and magnetic interference.
- Use a ground plane with several vias connected to the component-side ground to reduce noise interference on sensitive circuit nodes.
- Use of 0402- or 0603-size capacitors achieves the smallest possible footprint solution on boards where area is limited.




Figure 96. PCB Layout, Top




Figure 97. PCB Layout, Bottom

OUTLINE DIMENSIONS




Figure 98. 10-Lead Lead Frame Chip Scale Package [LFCSP] 3 mm × 3 mm Body and 0.75 mm Package Height (CP-10-9) Dimensions shown in millimeters

ORDERING GUIDE

ONDENING GOIDE							
Model ¹	Buck Output Voltage (V)	LDO Output Voltage (V)	Temperature Range	Package Description	Package Option	Marking Code	
ADP2140ACPZ1218R7	1.2	1.8	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LET	
ADP2140ACPZ1228R7	1.2	2.8	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LEQ	
ADP2140ACPZ1233R7	1.2	3.3	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LER	
ADP2140ACPZ1528R7	1.5	2.8	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LES	
ADP2140ACPZ1533R7	1.5	3.3	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LEX	
ADP2140ACPZ1812R7	1.8	1.2	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LEU	
ADP2140ACPZ1815R7	1.8	1.5	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LEY	
ADP2140ACPZ1833R7	1.8	3.3	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LEZ	
ADP2140ACPZ18812R7	1.875	1.2	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LH8	
ADP2140ACPZ2518R7	2.5	1.8	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LGE	
ADP2140ACPZ3312R7	3.3	1.2	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LF0	
ADP2140ACPZ3315R7	3.3	1.5	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LF1	
ADP2140ACPZ3318R7	3.3	1.8	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LF2	
ADP2140ACPZ3325R7	3.3	2.5	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LF4	
ADP2140ACPZ3328R7	3.3	2.8	-40°C to +125°C	10-Lead LFCSP	CP-10-9	LF3	
ADP2140CPZ-REDYKIT				Evaluation Board			

 $^{^{1}}$ Z = RoHS Compliant Part.

NOTES

NOTES