National Semiconductor

74ABT3284 **18-Bit Synchronous Datapath Multiplexer**

General Description

The 74ABT3284 is a synchronous datapath buffer designed to transmit four 9-bit bytes of data onto one or two 9-bit bytes in 2:1 or 4:1 multiplexed configurations. In addition, the non-inverting transceiver supports bidirectional data transfer in transparent or registered modes. A data byte from any one of the six ports can be stored during transparent operation for later recall. Data input to any port may also be read back to itself for byte manipulation or system self-diagnostic purposes.

The 74ABT3284 is useful for interleaving data in memory applications or for use in bus-to-bus communications where variations in data word length or construction are required.

- 18-bit 2:1 or 9-bit 4:1 multiplexed modes
- Registered or transparent datapath operation
- Output enables and select lines have the option of being synchronized for pipelined operation
- Independent input, output register and control synchro-nizing clocks insure maximum timing flexibility
- Independent control signals insure functional flexibility
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability

Features

Advanced BiCMOS technology provides high speed at low power consumption

Commercial	Package Number	Package Description
74ABT3284VJG	VJG100A	100-Lead (14mm x 14mm) Molded Plastic Quad Flatpak, JEDEC

Connection Diagram

Pin Assignment

Pin		Pin		Pin		Pin	
						FIII	Í
1	Mode_SO	26	V _{CC}	51	CP_IN	76	V _{CC}
2	CP_AX	27	A ₈	52	OEB	77	D ₈
3	OEC	28		53	LDBI	78	D ₇
4	LDCI	29		54	LDBO	79	D ₆
5	LDCO	30	GND	55	Mode_W	80	GND
6	SA ₂ X ₁	31	A ₅	56	YSEL	81	D ₅
7	SA ₂ X ₀	32	A ₄	57	OEY	82	D ₄
8	X ₀	33	A ₃	58	Y ₈	83	D ₃
9	X ₁	34	A ₂	59	Y ₇	84	D ₂
10	GND	35	GND	60	GND	85	GND
11	X ₂	36	A ₁	61	Y ₆	86	D ₁
12	X ₃	37	A ₀	62	Y ₅	87	D ₀
13	X4	38	V _{CC}	63	Y ₄	88	V _{CC}
14	X ₅	39	B ₀	64	Y ₃	89	C ₀
15	X ₆	40	B ₁	65	Y ₂	90	C ₁
16	GND	41	GND	66		91	GND
17	X ₇	42	B ₂	67	Y ₁	92	C ₂
18	X ₈	43	B ₃	68	Y ₀	93	C ₃
			B ₄				C ₄
			B ₅				C ₅
21		46	GND	71			GND
22		47	B ₆	72			C ₆
23	LDAI	48	B ₇	73		98	C ₇
24			B ₈				C ₈
25	V _{CC}	50	V _{CC}	75	Mode_SC	100	V _{CC}
	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				

©1995 National Semiconductor Corporation TL/F/11582

RRD-B30M125/Printed in U. S. A.

74ABT3284 18-Bit Synchronous Datapath Multiplexer

October 1995

Functional Description

The 74ABT3284 is a bi-directional registered data-path routing device which can multiplex/de-multiplex four 9-bit "Aside" data ports (Ports A, B, C, D) onto/from one 9-bit "Xside" port (Port X). Alternatively, it can be configured for mux/demux of two 18-bit data paths (Ports A and C, B and D) onto/from one 18-bit data path (Ports X and Y).

Each of the six 9-bit I/O ports have independent active low TRI-STATE® output enable control logic which can be configured to operate asynchronously or synchronously. With MODE_SO low, direct asynchronous output control is provided. With MODE_SO high, output enable control is asserted synchronously on the positive edge of the CP_IN clock. All I/O port inputs are continuously active allowing output state feedback.

The four A-side ports (A, B, C, D) contain independently enabled input and output data registers for storage of data passing in either direction. The input register (AIR, BIR, CIR, DIR) is loaded/held on the positive edge of CP__AX when the respective Load Control pin (LDAI, LDBI, LDCI, LDDI) is asserted high/low. The Input Registers can be loaded with data from the corresponding A-side port. The output register (AOR, BOR, COR, DOR) is loaded/held on the positive edge of CP__XA when the respective Load Control pin (LDAO, LDBO, LDCO, LDDO) is asserted high/low. The Output Registers can be loaded with data from Port X when MODE__WS is asserted low. When MODE__WS is asserted high, the Output Registers A and C can be loaded with Port X data and the B and D Output Registers can be loaded with data from Port Y.

When routing data from A-side to X-side, Data Path Control is provided for the following options via the SA2X inputs; Transparent mode where Input Register is bypassed but can simultaneously monitor A-side data; Registered Mode where X-side receives data from the selected Input Registers; Readback Mode where X-side receives data from Ports A, B, C, or D can be selected to Port X via the XSEL data path select inputs. Ports B or D can be selected to Port Y via the YSEL data path select input.

When routing data from X-side to A-side, Data Path Control is provided for the following options via the ASEL inputs; Transparent mode where Output Register is bypassed but can simultaneously monitor X-side data; Registered Mode where the A-side Port receives data from the corresponding Output Register; Readback Mode where the A-side Port receives data from the corresponding Input Registers. MODE__WS asserted low selects Port X data to be passed to Ports A, B, C, and D. With MODE__WS asserted high, Port X data is passed to Ports A and C with Port Y data passed to Ports B and D. All Data Path Control Inputs and Input/Output Register Load Enable Inputs are active high and can be asserted asynchronously or synchronously. When MODE_SC is low, these inputs operate asynchronously. When MODE_SC is high, the inputs are asserted synchronously on the positive edge of the CP_IN clock.

When operating the Data Path Control and/or the Output Enable Input groups with MODE_SC and/or MODE_SO "hard wired" high for synchronous mode, a single pre-clock of CP_IN will be required following power-up to insure that all internal synchronous control registers are in the appropriate known state. if the application requires "on the fly" changes from asynchronous to synchronous operation, then the respective control/enable pin data must be preclocked via CP_IN and held steady prior to and during any low to high transition of the MODE_SO or MODE_SC to properly initiate the sync control registers for synchronous control mode.

Pin Descriptions

Pin Name	Description	Operation
OEa	Output Enable Inputs (Active Low)	Sync/Async
LDal	Load Enable Inputs for the Input Registers	Sync/Async
LDaO	Load Enable Inputs for the Output Registers	Sync/Async
ASEL(0,1)	A-Side Data Path Select Inputs	Sync/Async
SA2X(0,1)	X-Side Data Path Select Inputs	Sync/Async
XSEL(0,1)	X-Port Data Path Select Inputs	Sync/Async
YSEL	Y-Port Data Path Select Input	Sync/Async
MODEW	Word Mode Select Input for the X/Y to A-Side Direction	Sync/Async
MODE_SO	Enable Input for Synchronous Output Enable Control	Async
MODE_SC	Enable Input for Synchronous Data Path Control	Async
CP_IN	Clock Input for Synchronous Control (Positive Edge Trigger)	
CP_AX	Clock Input for Input Registers (Positive Edge Trigger)	
CP_XA	Clock Input for Output Registers (Positive Edge Trigger)	

				C	output Enable	Control Ta	ble		
	Inpu	uts			Outputs	Control			-
OE (A, B, C,	D, X, Y)	MODE_S	CP_	_IN _A,	Port B, C, D, X, Y	Mode			Function
L		L	×	:	ENABLE	ASYNC	ENABLED O		JTPUT, I/O input always active
Н		L	×	(DISABLE	ASYNC	DISABLED C		UTPUT, I/O input always active
Control Input synchronous. Note 2: OE (to High transit s OE (A, B, C, A, B, C, D, X, Y	D, X, Y) stea () levels are s	ly to preso ynchronou	et internal i Isly asserte		transition of CP	operation d	n (cloc uring th	k edge) on CP_IN while holding Synchronous ne control mode change from asynchronous to _SO is high.
Note 3. Sync	nionous contr				Data Path Se				
	Inj	outs			Data	a Path			
ASEL(1)	ASEL(0)	MODE.	_sc o	P_IN	From Reg/Port	To Port	Mo	ntrol ode	Function
L	L	L		х	(A, B, C, D) IF	R A, B, C,	D AS	YNC	Readback; Contents of Input Registe (A, B, C, D) IR to Port (A, B, C, D)
L	н	L		х	(A, B, C, D) O	R A, B, C,	D AS	YNC	Clocked Path; Contents of Output Register (A, B, C, D) OR to Port (A, E C, D)
Н	L	L		х	Port X	A, B, C, 8	& D AS	YNC	Transparent Path; Port X to Port A, E C, & D
Н	н	L		х	Port X	A & C	; AS'	YNC	Transparent Path; Port X to Port A & C
					Port Y	B&D)		Transparent Path; Port Y to Port B & D
(Notes 2, 3)	(Notes 2,	3) H (No	e 1)	<u> </u>	(Note 3)	(Note 3	3) SY	ŃC	(Note 3)
Control Input synchronous. Note 2: ASE	s ASEL(0) and L(0) and ASEL	ASEL(1) stea (1) levels are	dy to pres synchrono	et internal usly assert ame as As		transition of CF transition of CF the T + 1 of CP	operation d P_IN when	luring t	k edge) on CP_IN while holding Synchronous he control mode change from asynchronous to E_SC is high.
		Inputs	;			Register	r L		
Port (A, B, C, D)	LD(A, B, C	;, D) I МО	DE_SC	CP_I	N CP_XA	(A, B, C, D)		ntrol ode	Function
Х	L		L	x	<i>_</i>	HOLD	ASY	YNC	HOLD; Input Register holds previous state.
L (H)	н		L	X	<i></i>	L (H)	ASY	YNC	LOAD; Port A, B, C, D clocked to Inp Register (A, B, C, D) IR via CP_AX positive edge
(Note 3)	(Notes 2	, 3) H	Note 1)		(Note 3)	(Note 3)	SY	NC	(Note 3)
Control Input to synchrono Note 2: LDA	s LDAI, LDBI, L us. , LDBI, LDCI a	DCI, and LDD nd LDDI level	steady to s are sync	preset inte	rnal registers and	assure predicta ositive transition	able operation	on durii	k edge) on CP_IN while holding Synchronous ng the control mode change from asynchronous MODE_SC is high.


Fund	ction T	ables (Continu	ed)							
			Οι	utput Register	r Control	Table				
	Inputs						Output I	Register	Control	Function
Port X	Port Y	LD(A, B, C, D) O	MODE_W	MODE_SC	CP_IN	CP_XA	(A, C) OR	(B, D) OR	Mode	Function
х	х	L	х	L	х		HOLD	HOLD	ASYNC	HOLD OR
L (H)	х	н	L	L	х	<i></i>	L (H)	L (H)	ASYNC	LOAD OR Port X to OR (A, B, C, D)
L (H)	L (H)	Η	Н	L	Х	<u></u>	L (H)	L (H)	ASYNC	LOAD OR Port X to OR (A, C) Port Y to OR (B, D)
(Note 3)	(Note 3)	(Notes 2, 3)	(Notes 2, 3)	H (Note 1)	<i>_</i>	(Note 3)	(Note 3)	(Note 3)	SYNC	(Note 3)


Note 1: Low to High transitions of MODE_SC must be immediately preceeded by a low to high transition (clock edge) on CP_IN while holding Synchronous Control Inputs LDAO, LDBO, LDBO, LDDO and MODE_W steady to preset internal registers and assure predictable operation during the control mode change from asynchronous to synchronous.

Note 2: LDAO, LDBO, LDCO, LDDO and MODE_W levels are synchronously asserted by the positive transition of CP_IN when MODE_SC is high.

Note 3: Synchronous Control Mode Functions are same as Asynchronous at time T + 1 of CP_IN.

	Input	ts		D	ata Path						
SA2X(1)	SA2X(0)	MODE_SC		From Reg/Port		To nal Node	N	ontrol Iode	Function		
L	L	L	X	A, B, C, D) (A, E	3, C, D) X	A	SYNC	Transparent datapath from Port (A B, C, D) to internal node (A, B, C, D) X		
L	Н	L	Х	(A, B, C, D)	IR (A, E	3, C, D) X	A	SYNC	Clocked Path; Contents of Input Register (A, B, C, D) IR to internal node (A, B, C, D) X		
Н	L	L	X	(A, B, C, D) (OR (A, E	3, C, D) X	A	SYNC Readback; contents of Output register (A, B, C, D) OR to inter- node (A, B, C, D) X			
Н	Н	L	X	GND	(A, E	3, C, D) X	A	ASYNC Diagnostic; Select all 36 bits as I and pass to the internal node (A, B, C, D) X			
(Notes 2, 3)	(Notes 2, 3)	H (Note 1)	<i>_</i>	(Note 3)	1)	Note 3)	s	SYNC	(Note 3)		
to synchrono Note 2: SA2		levels are synch lode Functions	ronously asser are same as A	ted by the positi	ve transition time T + 1 c	of CP_IN v of CP_IN.	vhen N	MODE_S	-		
	Input				Path						
XSEL(1)	XSEL(0)	MODE_SC	CP_IN	From Internal No	То				Function		
L	L	L	x	AX		-	'NC	Interr	al Node AX to Port X		
L	Н	L	X	BX	X				al Node BX to Port X		
Н	L	L	x	СХ	X	ASY	'NC	Interr	al Node CX to Port X		
Н	Н	L	X	DX	x	ASY	′NC	Interr	nal Node DX to Port X		
(Notes 2, 3)	(Notes 2, 3)	H (Note 1)	<i>_</i>	(Note 3)	(Note	93) SY	NC	(Note	3)		
Control Inputs to synchronol Note 2: XSEI	S XSEL(0) and XSI	EL(1) steady to levels are synch Aode Functions	oreset internal ronously asser are same as A	sync registers an ted by the positi	time T + 1 c	dictable ope of CP_IN w of CP_IN.	ration vhen N	during th	,		
	Inputs		Data	Path	Control						
YSEL	MODE_SC		From Internal Noc	To le Port	Mode				Function		
L	L	x	BX	Y	ASYNC	Internal	Nod	e BX to	Port Y		
Н	L	x	DX	Y	ASYNC	Internal	Nod	e DX to	Port Y		
(Notes 2, 3)	H (Note 1)		(Note 3)	(Note 3)	SYNC	(Note 3))				
Control Inputs Note 2: YSEI		preset internal r ronously asserte	egisters and a ed by the positi	ssure predictable	operation d	uring the co MODE_S	ntrol n	node cha	dge) on CP_IN while holding Synchronous ange from asynchronous to synchronous.		





Absolute Maximum Ratings (Note 1)

	U
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55° C to $+125^{\circ}$ C
Junction Temperature under Bias Ceramic Plastic	−55°C to +175°C −55°C to +150°C
$V_{\mbox{\scriptsize CC}}$ Pin Potential to Ground Pin	-0.5V to $+7.0V$
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Any Output in the Disabled or Power-off State in the HIGH STATE	-0.5V to $+5.5V-0.5V$ to V _{CC}
Current Applied to Output in LOW State (Max)	twice the rated I_{OL} (mA)

DC Latchup Source Current Over Voltage Latchup (I/O) Note 1: Absolute maximum ratings are values beyond which the device may

be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

-300 mA

10V

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature Commercial	-40°C to +85°C
Supply Voltage Commercial	+4.5V to +5.5V
Minimum Input Edge Rate Data Input Enable Input Clock Input	(ΔV/Δt) 50 mV/ns 20 mV/ns 100 mV/ns

DC Electrical Characteristics

0	Bananatan		ABT328	4			O an diti a na
Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	2.5 2.0			V	Min	$I_{OH} = -3 \text{ mA}$ $I_{OH} = -32 \text{ mA}$ (Note 3)
V _{OL}	Output LOW Voltage			0.55	V	Min	I _{OL} = 64 mA (Note 4)
I _{IH}	Input HIGH Current			5	μΑ	Max	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Breakdown Test			7	μΑ	Max	V _{IN} = 7.0V Control Inputs
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)			100	μA	Max	$V_{IN} = 5.5V (A_n, B_n, C_n, D_n, X_n, Y_n)$
IIL	Input LOW Current			-5	μΑ	Max	V _{IN} = 0.5V Control Inputs
V_{ID}	Input Leakage Test	4.75			v	0.0	$I_{ID} = 1.9 \ \mu A$ Control Inputs All Data Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current			50	μA	0-5.5	$V_{OUT} = 2.7V (A_n, B_n, C_n, D_n, X_n, Y_n)$ All Output Enables = 2.0V
I _{IL} + I _{OZL}	Output Leakage Current			-50	μA	0-5.5	$V_{OUT} = 0.5V (A_n, B_n, C_n, D_n, X_n, Y_n)$ All Output Enables = 2.0V
I _{OS}	Output Short-Circuit Current	-100		-275	mA	Max	$V_{OUT} = 0.0V (A_n, B_n, C_n, D_n, X_n, Y_n)$ (Note 5)
ICEX	Output High Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n, C_n, D_n, X_n, Y_n)$
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0	$V_{OUT} = 5.5V (A_n, B_n, C_n, D_n, X_n, Y_n)$
ICCH	Power Supply Current			2.5	mA	Max	All Outputs HIGH
I _{CCL}	Power Supply Current			140	mA	Max	36 Outputs LOW
ICCZ	Power Supply Current			2.5	mA	Max	Output Enables = V _{CC} ; All Others at GND
ICCT	Additional I _{CC} /Input			2.5	mA	Max	$V_{IN} = V_{CC} - 2.1V$ All Others at V _{CC} or GND
I _{CCD}	Dynamic I _{CC} No Load			0.35	mA/ MHz	Max	Outputs Open, Transparent Mode Output Enables = GND One Bit Toggling, 50% Duty Cycle

Note 3: Up to 18 outputs can each source 32 mA continuously, or any combination of outputs can source up to a total of 324 mA. For example, 36 outputs can continuously each source 16 mA.

Note 4: Up to 18 outputs can each sink 64 mA continuously, or any combination of outputs can sink up to a total of 648 mA. For example, 36 outputs can continuously each sink 32 mA.

Note 5: One output at a time, duration 1 second maximum.

DC E	DC Electrical Characteristics (Continued)						
Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions $C_L = 50 \text{ pF, } R_L = 500 \Omega$
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.0	V	5.0	T _A = 25°C (Note 1)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-0.8	-0.5		V	5.0	T _A = 25°C (Note 1)
V _{OHV}	Minimum High Level Dynamic Output Voltage	2.5	3.0		V	5.0	T _A = 25°C (Note 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	2.0	1.7		V	5.0	T _A = 25°C (Note 2)
V _{ILD}	Maximum Low Level Dynamic Input Voltage		1.2	0.8	V	5.0	T _A = 25°C (Note 2)

Note 1: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.


Note 2: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to theshold (V_{ILD}), 0V to threshold (V_{ILD}). Guaranteed, but not tested.


Note 3: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics Single Output Switching

		74	ABT	74	ABT	
Symbol	Parameter	V _{CC}	= 25°C = 5.0V 50 pF	$V_{CC} = 4$	°C to + 85°C .5V to 5.5V = 50pF	Units
		Min	Max	Min	Мах	
f _{MAX}	Max Operating Frequency	150				
t _{PHL} t _{PLH}	Propagation Delay A, B, C, D or X Inputs to X or A, B, C, D Outputs. Transparent Mode	1.5	5.5	1.5	5.5	ns
t _{PHL} t _{PLH}	Propagation Delay B, D or Y Inputs to Y or B, D Outputs. Transparent Mode	1.0	5.0	1.0	5.0	ns
t _{PHL} t _{PLH}	Propagation Delay CP_XA↑ to A, B, C, or D. Registered Mode	1.5	6.0	1.5	6.0	ns
t _{PHL} t _{PLH}	Propagation Delay CP_AX ↑ to X. Registered Mode	1.5	7.0	1.5	7.0	ns
t _{PHL} t _{PLH}	Propagation Delay CP_AX ↑ to Y. Registered Mode	1.5	6.5	1.5	6.5	ns
t _{PHL} t _{PLH}	Propagation Delay ASELn to A, B, C or D. Asynchronous Mode	2.0	7.5	2.0	7.5	ns
t _{PHL} t _{PLH}	Propagation Delay CP_IN↑ to A, B, C or D. ASELn Synchronous Mode	2.5	8.5	2.5	8.5	ns
t _{PHL} t _{PLH}	Propagation Delay SA2Xn to X or Y. Asynchronous Mode	1.5	7.5	1.5	7.5	ns
t _{PHL} t _{PLH}	Propagation Delay CP_IN↑ to X or Y. SA2Xn Synchronous Mode	2.0	8.5	2.0	8.5	ns
t _{PHL} t _{PLH}	Propagation Delay XSELn to X. Asynchronous Mode	1.5	6.0	1.5	6.0	ns
t _{PHL} t _{PLH}	Propagation Delay CP_IN↑ to X. XSELn Synchronous Mode	2.0	7.5	2.0	7.5	ns
t _{PHL} t _{PLH}	Propagation Delay YSELn to Y. Asynchronous Mode	1.0	5.5	1.0	5.5	ns
t _{PHL} t _{PLH}	Propagation Delay CP_IN↑ to Y. YSELn Synchronous Mode	1.5	6.5	1.5	6.5	ns
t _{PZH} t _{PZL}	Asynchronous Enable Time	1.0	6.0	1.0	6.0	ns
t _{PZH} t _{PZL}	Synchronous Enable Time	1.5	7.0	1.5	7.0	ns
t _{PHZ} t _{PLZ}	Asynchronous Disable Time	1.0	7.5	1.0	7.5	ns
t _{PHZ} t _{PLZ}	Synchronous Disable Time	1.5	8.5	1.5	8.5	ns

				74ABT		74ABT	
Symbol		Parameter	V _C	. = 25°C _C = 5.0V = 50 pF	$\begin{array}{l} T_{A} = -40^\circ C \text{ to } +85^\circ C \\ V_{CC} = 4.5 V \text{ to } 5.5 V \\ C_{L} = 50 \text{ pF} \end{array}$		Units
				Min		Max	
t _s (H) t _s (L)	X or Y	Time High or Low A, B, C, D . Data to CPAX ↑ or CPXA ↑ stered Mode)		4.0		4.0	ns
t _h (H) t _h (L)	X or Y	Fime High or Low A, B, C, D . Data to CP_AX ↑ or CP_XA ↑ stered Mode)		0.0		0.0	ns
t _s (H) t _s (L)		Time High or Low Control to CP_IN ↑ . (Synchronous Mode	9)	3.0		3.0	ns
t _h (H) t _h (L)		Fime High or Low Control ₅ to CP_IN ↑ . (Synchronous Mode	e)	0.0		0.0	ns
t _s (H)	CP_AX↑ or CP_XA↑.			5.0		5.0	ns
t _h (L)		Fime Low, CPIN ↑ to AX ↑ or CPXA ↑.		0.0		0.0	ns
t _w (H) t _w (L)	CLK Pulsewidth High CLK Pulsewidth Low			3.0 4.0		3.0 4.0	ns
Capacit	ance						
Symbo	ol	Parameter	Тур	yp Units		Condition $T_A = 25^{\circ}C$	
C _{IN}		Input Capacitance	5	pF		$V_{CC} = 0V Control$	Inputs
C _{I/O} (Not	te 1)	I/O Capacitance	11	pF		$V_{CC} = 5.0V$ (A _n , B _n , C _n , D _n , X _n , Y _n)	





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications