



# PCA9626

24-bit Fm+ I<sup>2</sup>C-bus 100 mA 40 V LED driver

Rev. 5 — 19 June 2014

Product data sheet

## 1. General description

The PCA9626 is an I<sup>2</sup>C-bus controlled 24-bit LED driver optimized for voltage switch dimming and blinking 100 mA Red/Green/Blue/Amber (RGBA) LEDs. Each LED output has its own 8-bit resolution (256 steps) fixed frequency individual PWM controller that operates at 97 kHz with a duty cycle that is adjustable from 0 % to 99.6 % to allow the LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of 190 Hz and an adjustable frequency between 24 Hz to once every 10.73 seconds with a duty cycle that is adjustable from 0 % to 99.6 % that is used to either dim or blink all LEDs with the same value.

Each LED output can be off, on (no PWM control), set at its individual PWM controller value or at both individual and group PWM controller values. The PCA9626 operates with a supply voltage range of 2.3 V to 5.5 V and the 100 mA open-drain outputs allow voltages up to 40 V.

The PCA9626 is one of the first LED controller devices in a new Fast-mode Plus (Fm+) family. Fm+ devices offer higher frequency (up to 1 MHz) and more densely populated bus operation (up to 4000 pF).

The active LOW Output Enable input pin ( $\overline{\text{OE}}$ ) blinks all the LED outputs and can be used to externally PWM the outputs, which is useful when multiple devices must be dimmed or blinked together without using software control.

Software programmable LED Group and three Sub Call I<sup>2</sup>C-bus addresses allow all or defined groups of PCA9626 devices to respond to a common I<sup>2</sup>C-bus address, allowing for example, all red LEDs to be turned on or off at the same time or marquee chasing effect, thus minimizing I<sup>2</sup>C-bus commands. Seven hardware address pins allow up to 126 devices on the same bus.

The Software Reset (SWRST) Call allows the master to perform a reset of the PCA9626 through the I<sup>2</sup>C-bus, identical to the Power-On Reset (POR) that initializes the registers to their default state causing the output NAND FETs to be OFF (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition.

In addition to these features found in PCA9633, PCA9634, PCA9635, PCA9622 and PCA9624, a new feature to control LED output pattern is incorporated in the PCA9626. A new control byte called 'Chase Byte' allows enabling or disabling of selective LED outputs depending on the value of the Chase Byte. This feature greatly reduces the number of bytes to be sent to the PCA9626 when repetitive patterns must be displayed as in creating a marquee chasing effect.

If the PCA9626 on-chip 100 mA NAND FETs do not provide enough current or voltage to drive the LEDs, then the PCA9634 and the PCA9635 with larger current or higher voltage external drivers can be used.



## 2. Features and benefits

- 24 LED drivers. Each output programmable at:
  - ◆ Off
  - ◆ On
  - ◆ Programmable LED brightness
  - ◆ Programmable group dimming/blinking mixed with individual LED brightness
- 1 MHz Fast-mode Plus compatible I<sup>2</sup>C-bus interface with 30 mA high drive capability on SDA output for driving high capacitive buses
- 256-step (8-bit) linear programmable brightness per LED output varying from fully off (default) to maximum brightness using a 97 kHz PWM signal
- 256-step group brightness control allows general dimming (using a 190 Hz PWM signal) from fully off to maximum brightness (default)
- 256-step group blinking with frequency programmable from 24 Hz to 10.73 s and duty cycle from 0 % to 99.6 %
- 24 open-drain outputs can sink between 0 mA to 100 mA and are tolerant to a maximum off state voltage of 40 V. No input function.
- Output state change programmable on the Acknowledge or the STOP Command to update outputs byte-by-byte or all at the same time (default to 'Change on STOP').
- Active LOW Output Enable ( $\overline{OE}$ ) input pin allows for hardware blinking and dimming of the LEDs
- 7 hardware address pins allow 126 PCA9626 devices to be connected to the same I<sup>2</sup>C-bus and to be individually programmed
- 4 software programmable I<sup>2</sup>C-bus addresses (one LED Group Call address and three LED Sub Call addresses) allow groups of devices to be addressed at the same time in any combination (for example, one register used for 'All Call' so that all the PCA9626s on the I<sup>2</sup>C-bus can be addressed at the same time and the second register used for three different addresses so that  $\frac{1}{3}$  of all devices on the bus can be addressed at the same time in a group). Software enable and disable for I<sup>2</sup>C-bus address.
- A Chase Byte allows execution of predefined ON/OFF pattern for the 24 LED outputs
- Software Reset feature (SWRST Call) allows the device to be reset through the I<sup>2</sup>C-bus
- 25 MHz internal oscillator requires no external components
- Internal power-on reset
- Noise filter on SDA/SCL inputs
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power supply voltage ( $V_{DD}$ ) range of 2.3 V to 5.5 V
- 5.5 V tolerant inputs on non-LED pins
- -40 °C to +85 °C operation
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered: LQFP48

### 3. Applications

- RGB or RGBA LED drivers
- LED status information
- LED displays
- LCD backlights
- Keypad backlights for cellular phones or handheld devices

### 4. Ordering information

Table 1. Ordering information


Type number	Topside mark	Package		
		Name	Description	Version
PCA9626B	PCA9626	LQFP48	plastic low profile quad flat package; 48 leads; body 7 × 7 × 1.4 mm	SOT313-2

#### 4.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9626B	PCA9626B,118	LQFP48	Reel 13" Q1/T1 *Standard mark SMD	2000	T <sub>amb</sub> = -40 °C to +85 °C

### 5. Block diagram



## 6. Pinning information

### 6.1 Pinning




Fig 2. Pin configuration for LQFP48

### 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Type	Description
LED22	43	O	LED driver 22
LED23	44	O	LED driver 23
V <sub>SS</sub>	1, 6, 7, 12, 16, 21, 25, 30, 31, 36, 37, 45, 48	power supply	supply ground
A0	46	I	address input 0
A1	47	I	address input 1
LED0	2	O	LED driver 0
LED1	3	O	LED driver 1
LED2	4	O	LED driver 2
LED3	5	O	LED driver 3
LED4	8	O	LED driver 4
LED5	9	O	LED driver 5
LED6	10	O	LED driver 6
LED7	11	O	LED driver 7
A2	13	I	address input 2
A3	14	I	address input 3

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
A4	15	I	address input 4
LED8	17	O	LED driver 8
LED9	18	O	LED driver 9
LED10	19	O	LED driver 10
LED11	20	O	LED driver 11
A5	22	I	address input 5
A6	23	I	address input 6
$\overline{\text{OE}}$	24	I	active LOW output enable
LED12	26	O	LED driver 12
LED13	27	O	LED driver 13
LED14	28	O	LED driver 14
LED15	29	O	LED driver 15
LED16	32	O	LED driver 16
LED17	33	O	LED driver 17
LED18	34	O	LED driver 18
LED19	35	O	LED driver 19
SCL	38	I	serial clock line
SDA	39	I/O	serial data line
V <sub>DD</sub>	40	power supply	supply voltage
LED20	41	O	LED driver 20
LED21	42	O	LED driver 21

## 7. Functional description

Refer to [Figure 1 “Block diagram of PCA9626”](#).

### 7.1 Device addresses

Following a START condition, the bus master must output the address of the slave it is accessing.


There are a maximum of 128 possible programmable addresses using the 7 hardware address pins. Two of these addresses, Software Reset and LED All Call, cannot be used because their default power-up state is ON, leaving a maximum of 126 addresses. Using other reserved addresses, as well as any other Sub Call address, reduces the total number of possible addresses even further.

#### 7.1.1 Regular I<sup>2</sup>C-bus slave address

The I<sup>2</sup>C-bus slave address of the PCA9626 is shown in [Figure 3](#). To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW externally.

**Remark:** Using reserved I<sup>2</sup>C-bus addresses interferes with other devices, but only if the devices are on the bus and/or the bus is open to other I<sup>2</sup>C-bus systems at some later date. In a closed system where the designer controls the address assignment these addresses can be used since the PCA9626 treats them like any other address. The LED All Call, Software Rest and PCA9564 or PCA9665 slave address (if on the bus) can never be used for individual device addresses.

- PCA9626 LED All Call address (1110 000) and Software Reset (0000 0110) which are active on start-up
- PCA9564 (0000 000) or PCA9665 (1110 000) slave address which is active on start-up
- ‘reserved for future use’ I<sup>2</sup>C-bus addresses (0000 011, 1111 1XX)
- slave devices that use the 10-bit addressing scheme (1111 0XX)
- slave devices that are designed to respond to the General Call address (0000 000)
- High-speed mode (Hs-mode) master code (0000 1XX)



The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

**7.1.2 LED All Call I<sup>2</sup>C-bus address**

- Default power-up value (ALLCALLADR register): E0h or 1110 000
- Programmable through I<sup>2</sup>C-bus (volatile programming)
- At power-up, LED All Call I<sup>2</sup>C-bus address is enabled. PCA9626 sends an ACK when E0h (R/W = 0) or E1h (R/W = 1) is sent by the master.

See [Section 7.3.9 “ALLCALLADR, LED All Call I<sup>2</sup>C-bus address”](#) for more detail.

**Remark:** The default LED All Call I<sup>2</sup>C-bus address (E0h or 1110 000) must not be used as a regular I<sup>2</sup>C-bus slave address since this address is enabled at power-up. All of the PCA9626s on the I<sup>2</sup>C-bus acknowledge the address if sent by the I<sup>2</sup>C-bus master.

**7.1.3 LED Sub Call I<sup>2</sup>C-bus addresses**


- 3 different I<sup>2</sup>C-bus addresses can be used
- Default power-up values:
  - SUBADR1 register: E2h or 1110 001
  - SUBADR2 register: E4h or 1110 010
  - SUBADR3 register: E8h or 1110 100
- Programmable through I<sup>2</sup>C-bus (volatile programming)
- At power-up, Sub Call I<sup>2</sup>C-bus addresses are disabled. PCA9626 does not send an ACK when E2h (R/W = 0) or E3h (R/W = 1), E4h (R/W = 0) or E5h (R/W = 1), or E8h (R/W = 0) or E9h (R/W = 1) is sent by the master.

See [Section 7.3.8 “SUBADR1 to SUBADR3, I<sup>2</sup>C-bus subaddress 1 to 3”](#) for more detail.

**Remark:** The default LED Sub Call I<sup>2</sup>C-bus addresses may be used as regular I<sup>2</sup>C-bus slave addresses as long as they are disabled.

**7.1.4 Software Reset I<sup>2</sup>C-bus address**

The address shown in [Figure 4](#) is used when a reset of the PCA9626 must be performed by the master. The Software Reset address (SWRST Call) must be used with R/W = logic 0. If R/W = logic 1, the PCA9626 does not acknowledge the SWRST. See [Section 7.6 “Software reset”](#) for more detail.



**Fig 4. Software Reset address**

**Remark:** The Software Reset I<sup>2</sup>C-bus address is a reserved address and cannot be used as a regular I<sup>2</sup>C-bus slave address or as an LED All Call or LED Sub Call address.




### 7.2 Control register

Following the successful acknowledgement of the slave address, LED All Call address or LED Sub Call address, the bus master sends a byte to the PCA9626, which is stored in the Control register.

The lowest 6 bits are used as a pointer to determine which register is accessed (D[5:0]). The highest bit is used as Auto-Increment Flag (AIF).

This bit along with the MODE1 register bit 5 and bit 6 provide the Auto-Increment feature. Bit 6 of the Control register is not used.



When the Auto-Increment Flag is set (AIF = logic 1), the six low-order bits of the Control register are automatically incremented after a read or write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on AI1 and AI0 values of MODE1 register.

**Table 4. Auto-Increment options**

AIF	AI1 <sup>[1]</sup>	AI0 <sup>[1]</sup>	Function
0	0	0	no Auto-Increment
1	0	0	Auto-Increment for all registers. D[5:0] roll over to 0h after the last register 26h is accessed.
1	0	1	Auto-Increment for individual brightness registers only. D[5:0] roll over to 2h after the last register (19h) is accessed.
1	1	0	Auto-Increment for global control registers and CHASE register. D[5:0] roll over to 1Ah after the last register (1Ch) is accessed.
1	1	1	Auto-Increment for individual brightness registers; global control registers and CHASE register. D[5:0] roll over to 2h after the last register (1Ch) is accessed.

[1] AI1 and AI0 come from MODE1 register.

**Remark:** Other combinations not shown in [Table 4](#) (AIF + AI[1:0] = 001b, 010b, 011b and 111b) are reserved and must not be used for proper device operation.

AIF + AI[1:0] = 000b is used when the same register must be accessed several times during a single I<sup>2</sup>C-bus communication, for example, changes the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.

AIF + AI[1:0] = 100b is used when all the registers must be sequentially accessed, for example, power-up programming.

AIF + AI[1:0] = 101b is used when the 16 LED drivers must be individually programmed with different values during the same I<sup>2</sup>C-bus communication, for example, changing color setting to another color setting.

AIF + AI[1:0] = 110b is used when the LED drivers must be globally programmed with different settings during the same I<sup>2</sup>C-bus communication, for example, global brightness or blinking change.

AIF + AI[1:0] = 111b is used when the 16 LED drivers must be individually programmed with different values in addition to global programming.

Only the 6 least significant bits D[5:0] are affected by the AIF, AI1 and AI0 bits.

When the Control register is written, the register entry point determined by D[5:0] is the first register that is addressed (read or write operation), and can be anywhere between 0h and 26h (as defined in [Table 5](#)). When AIF = 1, the Auto-Increment Flag is set and the rollover value at which the register increment stops and goes to the next one is determined by AIF, AI1 and AI2. See [Table 4](#) for rollover values. For example, if MODE1 register bit AI1 = 0 and AI0 = 1 and if the Control register = 1001 0010, then the register addressing sequence is (in hexadecimal):

12 → 13 → ... → 19 → 02 → 03 → ... → 19 → 02 ... as long as the master keeps sending or reading data.

### 7.3 Register definitions

Table 5. Register summary<sup>[1]</sup>

Register number	D5	D4	D3	D2	D1	D0	Name	Type	Function
00h	0	0	0	0	0	0	MODE1	read/write	Mode register 1
01h	0	0	0	0	0	1	MODE2	read/write	Mode register 2
02h	0	0	0	0	1	0	PWM0	read/write	brightness control LED0
03h	0	0	0	0	1	1	PWM1	read/write	brightness control LED1
04h	0	0	0	1	0	0	PWM2	read/write	brightness control LED2
05h	0	0	0	1	0	1	PWM3	read/write	brightness control LED3
06h	0	0	0	1	1	0	PWM4	read/write	brightness control LED4
07h	0	0	0	1	1	1	PWM5	read/write	brightness control LED5
08h	0	0	1	0	0	0	PWM6	read/write	brightness control LED6
09h	0	0	1	0	0	1	PWM7	read/write	brightness control LED7
0Ah	0	0	1	0	1	0	PWM8	read/write	brightness control LED8
0Bh	0	0	1	0	1	1	PWM9	read/write	brightness control LED9
0Ch	0	0	1	1	0	0	PWM10	read/write	brightness control LED10
0Dh	0	0	1	1	0	1	PWM11	read/write	brightness control LED11
0Eh	0	0	1	1	1	0	PWM12	read/write	brightness control LED12
0Fh	0	0	1	1	1	1	PWM13	read/write	brightness control LED13
10h	0	1	0	0	0	0	PWM14	read/write	brightness control LED14
11h	0	1	0	0	0	1	PWM15	read/write	brightness control LED15
12h	0	1	0	0	1	0	PWM16	read/write	brightness control LED16
13h	0	1	0	0	1	1	PWM17	read/write	brightness control LED17
14h	0	1	0	1	0	0	PWM18	read/write	brightness control LED18

Table 5. Register summary<sup>[1]</sup> ...continued

Register number	D5	D4	D3	D2	D1	D0	Name	Type	Function
15h	0	1	0	1	0	1	PWM19	read/write	brightness control LED19
16h	0	1	0	1	1	0	PWM20	read/write	brightness control LED20
17h	0	1	0	1	1	1	PWM21	read/write	brightness control LED21
18h	0	1	1	0	0	0	PWM22	read/write	brightness control LED22
19h	0	1	1	0	0	1	PWM23	read/write	brightness control LED23
1Ah	0	1	1	0	1	0	GRPPWM	read/write	group duty cycle control
1Bh	0	1	1	0	1	1	GRPFREQ	read/write	group frequency
1Ch	0	1	1	1	0	0	CHASE	read/write	chase control
1Dh	0	1	1	1	0	1	LEDOUT0	read/write	LED output state 0
1Eh	0	1	1	1	1	0	LEDOUT1	read/write	LED output state 1
1Fh	0	1	1	1	1	1	LEDOUT2	read/write	LED output state 2
20h	1	0	0	0	0	0	LEDOUT3	read/write	LED output state 3
21h	1	0	0	0	0	1	LEDOUT4	read/write	LED output state 4
22h	1	0	0	0	1	0	LEDOUT5	read/write	LED output state 5
23h	1	0	0	0	1	1	SUBADR1	read/write	I <sup>2</sup> C-bus subaddress 1
24h	1	0	0	1	0	0	SUBADR2	read/write	I <sup>2</sup> C-bus subaddress 2
25h	1	0	0	1	0	1	SUBADR3	read/write	I <sup>2</sup> C-bus subaddress 3
26h	1	0	0	1	1	0	ALLCALLADR	read/write	LED All Call I <sup>2</sup> C-bus address

[1] Only D[5:0] = 00 0000 to 10 0110 are allowed and are acknowledged. D[5:0] = 10 0111 to 11 1111 are reserved and may not be acknowledged.

### 7.3.1 Mode register 1, MODE1

**Table 6. MODE1 - Mode register 1 (address 00h) bit description**

Legend: \* default value.

Bit	Symbol	Access	Value	Description
7	AI2	read only	0	Register Auto-Increment disabled.
			1*	Register Auto-Increment enabled.
6	AI1	R/W	0*	Auto-Increment bit 1 = 0. Auto-increment range as defined in <a href="#">Table 4</a> .
			1	Auto-Increment bit 1 = 1. Auto-increment range as defined in <a href="#">Table 4</a> .
5	AI0	R/W	0*	Auto-Increment bit 0 = 0. Auto-increment range as defined in <a href="#">Table 4</a> .
			1	Auto-Increment bit 0 = 1. Auto-increment range as defined in <a href="#">Table 4</a> .
4	SLEEP <sup>[1]</sup>	R/W	0	Normal mode <sup>[2]</sup> .
			1*	Low-power mode. Oscillator off <sup>[3]</sup> .
3	SUB1	R/W	0*	PCA9626 does not respond to I <sup>2</sup> C-bus subaddress 1.
			1	PCA9626 responds to I <sup>2</sup> C-bus subaddress 1.
2	SUB2	R/W	0*	PCA9626 does not respond to I <sup>2</sup> C-bus subaddress 2.
			1	PCA9626 responds to I <sup>2</sup> C-bus subaddress 2.
1	SUB3	R/W	0*	PCA9626 does not respond to I <sup>2</sup> C-bus subaddress 3.
			1	PCA9626 responds to I <sup>2</sup> C-bus subaddress 3.
0	ALLCALL	R/W	0	PCA9626 does not respond to LED All Call I <sup>2</sup> C-bus address.
			1*	PCA9626 responds to LED All Call I <sup>2</sup> C-bus address.

[1] Bit 4 must be programmed with logic 0 for proper device operation.

[2] It takes 500  $\mu$ s max. for the oscillator to be up and running once SLEEP bit has been set to logic 0. Timings on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the 500  $\mu$ s window.

[3] No blinking or dimming is possible when the oscillator is off.

### 7.3.2 Mode register 2, MODE2

**Table 7. MODE2 - Mode register 2 (address 01h) bit description**

Legend: \* default value.

Bit	Symbol	Access	Value	Description
7	-	read only	0*	reserved
6	-	read only	0*	reserved
5	DMBLNK	R/W	0*	group control = dimming.
			1	group control = blinking.
4	INVRT	read only	0*	reserved
3	OCH	R/W	0*	outputs change on STOP command <sup>[1]</sup>
			1	outputs change on ACK
2	-	read only	1*	reserved
1	-	read only	0*	reserved
0	-	read only	1*	reserved

[1] Change of the outputs at the STOP command allows synchronizing outputs of more than one PCA9626. Applicable to registers from 02h (PWM0) to 08h (LEDOUT) only.

### 7.3.3 PWM0 to PWM23, individual brightness control

**Table 8. PWM0 to PWM23 - PWM registers 0 to 23 (address 02h to 19h) bit description**

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
02h	PWM0	7:0	IDC0[7:0]	R/W	0000 0000*	PWM0 Individual Duty Cycle
03h	PWM1	7:0	IDC1[7:0]	R/W	0000 0000*	PWM1 Individual Duty Cycle
04h	PWM2	7:0	IDC2[7:0]	R/W	0000 0000*	PWM2 Individual Duty Cycle
05h	PWM3	7:0	IDC3[7:0]	R/W	0000 0000*	PWM3 Individual Duty Cycle
06h	PWM4	7:0	IDC4[7:0]	R/W	0000 0000*	PWM4 Individual Duty Cycle
07h	PWM5	7:0	IDC5[7:0]	R/W	0000 0000*	PWM5 Individual Duty Cycle
08h	PWM6	7:0	IDC6[7:0]	R/W	0000 0000*	PWM6 Individual Duty Cycle
09h	PWM7	7:0	IDC7[7:0]	R/W	0000 0000*	PWM7 Individual Duty Cycle
0Ah	PWM8	7:0	IDC8[7:0]	R/W	0000 0000*	PWM8 Individual Duty Cycle
0Bh	PWM9	7:0	IDC9[7:0]	R/W	0000 0000*	PWM9 Individual Duty Cycle
0Ch	PWM10	7:0	IDC10[7:0]	R/W	0000 0000*	PWM10 Individual Duty Cycle
0Dh	PWM11	7:0	IDC11[7:0]	R/W	0000 0000*	PWM11 Individual Duty Cycle
0Eh	PWM12	7:0	IDC12[7:0]	R/W	0000 0000*	PWM12 Individual Duty Cycle
0Fh	PWM13	7:0	IDC13[7:0]	R/W	0000 0000*	PWM13 Individual Duty Cycle
10h	PWM14	7:0	IDC14[7:0]	R/W	0000 0000*	PWM14 Individual Duty Cycle
11h	PWM15	7:0	IDC15[7:0]	R/W	0000 0000*	PWM15 Individual Duty Cycle
12h	PWM16	7:0	IDC16[7:0]	R/W	0000 0000*	PWM16 Individual Duty Cycle
13h	PWM17	7:0	IDC17[7:0]	R/W	0000 0000*	PWM17 Individual Duty Cycle
14h	PWM18	7:0	IDC18[7:0]	R/W	0000 0000*	PWM18 Individual Duty Cycle
15h	PWM19	7:0	IDC19[7:0]	R/W	0000 0000*	PWM19 Individual Duty Cycle
16h	PWM20	7:0	IDC20[7:0]	R/W	0000 0000*	PWM20 Individual Duty Cycle
17h	PWM21	7:0	IDC21[7:0]	R/W	0000 0000*	PWM21 Individual Duty Cycle
18h	PWM22	7:0	IDC22[7:0]	R/W	0000 0000*	PWM22 Individual Duty Cycle
19h	PWM23	7:0	IDC23[7:0]	R/W	0000 0000*	PWM23 Individual Duty Cycle

A 97 kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0 % duty cycle = LED output off) to FFh (99.6 % duty cycle = LED output at maximum brightness). Applicable to LED outputs programmed with LDRx = 10 or 11 (LEDOUT0 to LEDOUT5 registers).

$$duty\ cycle = \frac{IDC_x[7:0]}{256} \quad (1)$$

7.3.4 GRPPWM, group duty cycle control

Table 9. GRPPWM - Group brightness control register (address 1Ah) bit description

Legend: \* default value

Address	Register	Bit	Symbol	Access	Value	Description
1Ah	GRPPWM	7:0	GDC[7:0]	R/W	1111 1111	GRPPWM register

When DMBLNK bit (MODE2 register) is programmed with logic 0, a 190 Hz fixed frequency signal is superimposed with the 97 kHz individual brightness control signal. GRPPWM is then used as a global brightness control allowing the LED outputs to be dimmed with the same value. The value in GRPFREQ is then a ‘Don’t care’.

General brightness for the 16 outputs is controlled through 256 linear steps from 00h (0 % duty cycle = LED output off) to FFh (99.6 % duty cycle = maximum brightness). Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT5 registers).

When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ contains the blinking period (from 24 Hz to 10.73 s) and GRPPWM the duty cycle (ON/OFF ratio in %).

$$duty\ cycle = \frac{GDC[7:0]}{256} \tag{2}$$

7.3.5 GRPFREQ, group frequency

Table 10. GRPFREQ - Group Frequency register (address 1Bh) bit description

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
1Bh	GRPFREQ	7:0	GFRQ[7:0]	R/W	0000 0000*	GRPFREQ register

GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2 register) is equal to 1. Value in this register is a ‘Don’t care’ when DMBLNK = 0. Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT5 registers).

Blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz) to FFh (10.73 s).

$$global\ blinking\ period = \frac{GFRQ[7:0] + 1}{24} (s) \tag{3}$$

### 7.3.6 CHASE control

**Table 11. CHASE - Chase pattern control register (address 1Ch) bit description**

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
1Ch	CHASE	7:0	CHC[7:0]	R/W	0000 0000*	CHASE register

CHASE is used to program the LED output ON/OFF pattern. The contents of the CHASE register is used to enable one of the LED output patterns, as indicated in [Table 12](#).

By repeated, sequential access to this table via the CHASE register, a chase pattern, for example, marquee effect, can be easily programmed with minimal number of commands. Once the CHASE register is accessed, the data bytes that follow are used as an index value to pick the LED output patterns defined by [Table 12 "CHASE sequence"](#).

This register always updates on ACK. It is used to gate the  $\overline{OE}$  signal at each of the LEDn pins such that:

- $\overline{OE} = 1$ : all LEDs are off
- $\overline{OE} = 0$ : those LEDs corresponding to the Xs in [Table 12](#) are on

Any write to this register takes effect at the ACK.

**Table 12. CHASE sequence**  
*X = enabled; empty cell = disabled.*

Command	Hex	LED channel																							Description	
		00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22		23
00	00	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	all LEDs ON
01	01																									all LEDs OFF
02	02		X		X		X		X		X		X		X		X		X		X		X		X	1/2 chase B
03	03	X		X		X		X		X		X		X		X		X		X		X		X		1/2 chase A
04	04			X		X		X		X		X		X		X		X		X		X		X		1/3 chase C
05	05		X		X		X		X		X		X		X		X		X		X		X		X	1/3 chase B
06	06	X			X		X		X		X		X		X		X		X		X		X		X	1/3 chase A
07	07	X																								LTR_0_ON (1× Left to Right_START)
08	08		X																							LTR_1_ON
09	09			X																						LTR_2_ON
10	0A				X																					LTR_3_ON
11	0B					X																				LTR_4_ON
12	0C						X																			LTR_5_ON
13	0D							X																		LTR_6_ON
14	0E								X																	LTR_7_ON
15	0F									X																LTR_8_ON
16	10										X															LTR_9_ON
17	11											X														LTR_10_ON
18	12												X													LTR_11_ON
19	13													X												LTR_12_ON
20	14														X											LTR_13_ON
21	15															X										LTR_14_ON
22	16																X									LTR_15_ON
23	17																	X								LTR_16_ON
24	18																		X							LTR_17_ON
25	19																			X						LTR_18_ON
26	1A																				X					LTR_19_ON
27	1B																					X				LTR_20_ON



**Table 12. CHASE sequence ...continued***X = enabled; empty cell = disabled.*

Command	Hex	LED channel																							Description		
		00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22		23	
28	1C																						X			LTR_21_ON	
29	1D																								X		LTR_22_ON
30	1E																									X	LTR_23_ON (1× Left to Right_END)
31	1F	X	X																								2× Left to Right_START
32	20			X	X																						
33	21					X	X																				
34	22							X	X																		
35	23									X	X																
36	24										X	X															
37	25												X	X													
38	26														X	X											
39	27																X	X									
40	28																		X	X							
41	29																					X	X				
42	2A																							X	X		2× Left to Right_END
43	2B	X	X	X																							3× Left to Right_START
44	2C				X	X	X																				
45	2D							X	X	X																	
46	2E										X	X	X														
47	2F												X	X	X												
48	30														X	X	X										
49	31																		X	X	X						
50	32																					X	X	X			3× Left to Right_END
51	33	X	X	X	X																						4× Left to Right_START
52	34					X	X	X	X																		
53	35								X	X	X	X															
54	36											X	X	X	X												
55	37																X	X	X	X							

**Table 12. CHASE sequence ...continued***X = enabled; empty cell = disabled.*

Command	Hex	LED channel																							Description	
		00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22		23
56	38																					X	X	X	X	4× Left to Right_END
57	39	X	X	X	X	X																				5× Left to Right_START
58	3A						X	X	X	X	X															
59	3B										X	X	X	X	X											
60	3C															X	X	X	X	X						
61	3D																					X	X	X	X	5× Left to Right_END
62	3E	X	X	X	X	X	X																			6× Left to Right_START
63	3F							X	X	X	X	X	X													
64	40											X	X	X	X	X	X									
65	41																			X	X	X	X	X	X	6× Left to Right_END
66	42	X																						X		1× Implode_START
67	43		X																					X		
68	44			X																			X			
69	45				X																		X			
70	46					X																				
71	47						X																			
72	48							X																		
73	49								X									X								
74	4A									X							X									
75	4B										X					X										
76	4C											X			X											
77	4D												X	X												1× Implode_END
78	4E	X	X																					X	X	2× Implode_START
79	4F			X	X																	X	X			
80	50					X	X															X	X			
81	51							X	X									X	X							
82	52								X	X					X	X										
83	53										X	X	X	X												
84	54											X	X													2× Implode_END

**Table 12. CHASE sequence ...continued***X = enabled; empty cell = disabled.*

Command	Hex	LED channel																							Description		
		00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22		23	
85	55	X	X	X																			X	X	X	3× Implode_START	
86	56				X	X	X													X	X	X					
87	57							X	X	X							X	X	X								
88	58									X	X	X	X	X	X												
89	59										X	X	X	X													
90	5A											X	X													3× Implode_END	
91	5B	X	X	X	X																		X	X	X	X	4× Implode_START
92	5C					X	X	X	X									X	X	X	X						
93	5D									X	X	X	X	X	X	X	X										
94	5E										X	X	X	X													
95	5F											X	X													4× Implode_END	
96	60	X																								Left to Right_WIPE_START	
97	61	X	X																								
98	62	X	X	X																							
99	63	X	X	X	X																						
100	64	X	X	X	X	X																					
101	65	X	X	X	X	X	X																				
102	66	X	X	X	X	X	X	X																			
103	67	X	X	X	X	X	X	X	X																		
104	68	X	X	X	X	X	X	X	X	X																	
105	69	X	X	X	X	X	X	X	X	X	X																
106	6A	X	X	X	X	X	X	X	X	X	X	X															
107	6B	X	X	X	X	X	X	X	X	X	X	X	X														
108	6C	X	X	X	X	X	X	X	X	X	X	X	X	X													
109	6D	X	X	X	X	X	X	X	X	X	X	X	X	X	X												
110	6E	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X											
111	6F	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X										
112	70	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X									
113	71	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X								

**Table 12. CHASE sequence ...continued**

X = enabled; empty cell = disabled.

Command	Hex	LED channel																							Description
		00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	
114	72	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X						
115	73	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X				
116	74	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X			
117	75	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X		
118	76	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
119	77	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Left to Right_WIPE_END
120	78																							X	
121	79																						X	X	
122	7A																					X	X	X	
123	7B																				X	X	X	X	
124	7C																			X	X	X	X	X	
125	7D																		X	X	X	X	X	X	
126	7E																X	X	X	X	X	X	X	X	
127	7F															X	X	X	X	X	X	X	X	X	
128	80														X	X	X	X	X	X	X	X	X	X	
129	81													X	X	X	X	X	X	X	X	X	X	X	
130	82												X	X	X	X	X	X	X	X	X	X	X	X	
131	83											X	X	X	X	X	X	X	X	X	X	X	X	X	
132	84										X	X	X	X	X	X	X	X	X	X	X	X	X	X	
133	85									X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
134	86								X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
135	87								X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
136	88							X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
137	89					X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
138	8A					X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
139	8B				X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
140	8C			X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
141	8D		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

**Table 12. CHASE sequence ...continued**  
*X = enabled; empty cell = disabled.*

Command	Hex	LED channel																							Description	
		00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22		23
142	8E		X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
143	8F	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Right to Left_WIPE_END
144	90																									All LED outputs disabled for CHASE byte = 90h to FFh. Reserved for future use. CHASE byte = FFh is used to exit the CHASE mode. <sup>[1]</sup>

[1] When the PCA9626 exits from the CHASE mode, the previous states of the LED outputs are retained.

### 7.3.7 LEDOUT0 to LEDOUT5, LED driver output state

**Table 13. LEDOUT0 to LEDOUT5 - LED driver output state register (address 1Dh to 22h) bit description**

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
1Dh	LEDOUT0	7:6	LDR3	R/W	00*	LED3 output state control
		5:4	LDR2	R/W	00*	LED2 output state control
		3:2	LDR1	R/W	00*	LED1 output state control
		1:0	LDR0	R/W	00*	LED0 output state control
1Eh	LEDOUT1	7:6	LDR7	R/W	00*	LED7 output state control
		5:4	LDR6	R/W	00*	LED6 output state control
		3:2	LDR5	R/W	00*	LED5 output state control
		1:0	LDR4	R/W	00*	LED4 output state control
1Fh	LEDOUT2	7:6	LDR11	R/W	00*	LED11 output state control
		5:4	LDR10	R/W	00*	LED10 output state control
		3:2	LDR9	R/W	00*	LED9 output state control
		1:0	LDR8	R/W	00*	LED8 output state control
20h	LEDOUT3	7:6	LDR15	R/W	00*	LED15 output state control
		5:4	LDR14	R/W	00*	LED14 output state control
		3:2	LDR13	R/W	00*	LED13 output state control
		1:0	LDR12	R/W	00*	LED12 output state control
21h	LEDOUT4	7:6	LDR19	R/W	00*	LED19 output state control
		5:4	LDR18	R/W	00*	LED18 output state control
		3:2	LDR17	R/W	00*	LED17 output state control
		1:0	LDR16	R/W	00*	LED16 output state control
22h	LEDOUT5	7:6	LDR23	R/W	00*	LED23 output state control
		5:4	LDR22	R/W	00*	LED22 output state control
		3:2	LDR21	R/W	00*	LED21 output state control
		1:0	LDR20	R/W	00*	LED20 output state control

**LDRx = 00** — LED driver x is off (default power-up state).

**LDRx = 01** — LED driver x is fully on (individual brightness and group dimming/blinking not controlled).

**LDRx = 10** — LED driver x individual brightness can be controlled through its PWMx register.

**LDRx = 11** — LED driver x individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

### 7.3.8 SUBADR1 to SUBADR3, I<sup>2</sup>C-bus subaddress 1 to 3

**Table 14. SUBADR1 to SUBADR3 - I<sup>2</sup>C-bus subaddress registers 0 to 3 (address 23h to 25h) bit description**

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
23h	SUBADR1	7:1	A1[7:1]	R/W	1110 001*	I <sup>2</sup> C-bus subaddress 1
		0	A1[0]	R only	0*	reserved
24h	SUBADR2	7:1	A2[7:1]	R/W	1110 010*	I <sup>2</sup> C-bus subaddress 2
		0	A2[0]	R only	0*	reserved
25h	SUBADR3	7:1	A3[7:1]	R/W	1110 100*	I <sup>2</sup> C-bus subaddress 3
		0	A3[0]	R only	0*	reserved

Subaddresses are programmable through the I<sup>2</sup>C-bus. Default power-up values are E2h, E4h, E8h, and the device(s) will not acknowledge these addresses right after power-up (the corresponding SUBx bit in MODE1 register is equal to 0).

Once subaddresses have been programmed to their right values, SUBx bits must be set to logic 1 in order to have the device acknowledging these addresses (MODE1 register).

Only the 7 MSBs representing the I<sup>2</sup>C-bus subaddress are valid. The LSB in SUBADR<sub>x</sub> register is a read-only bit (0).

When SUBx is set to logic 1, the corresponding I<sup>2</sup>C-bus subaddress can be used during either an I<sup>2</sup>C-bus read or write sequence.

### 7.3.9 ALLCALLADR, LED All Call I<sup>2</sup>C-bus address

**Table 15. ALLCALLADR - LED All Call I<sup>2</sup>C-bus address register (address 26h) bit description**

Legend: \* default value.

Address	Register	Bit	Symbol	Access	Value	Description
26h	ALLCALLADR	7:1	AC[7:1]	R/W	1110 000*	ALLCALL I <sup>2</sup> C-bus address register
		0	AC[0]	R only	0*	reserved

The LED All Call I<sup>2</sup>C-bus address allows all the PCA9626s on the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to logic 1 (power-up default state)). This address is programmable through the I<sup>2</sup>C-bus and can be used during either an I<sup>2</sup>C-bus read or write sequence. The register address can also be programmed as a Sub Call.

Only the 7 MSBs representing the All Call I<sup>2</sup>C-bus address are valid. The LSB in ALLCALLADR register is a read-only bit (0).

If ALLCALL bit = 0, the device does not acknowledge the address programmed in register ALLCALLADR.

## 7.4 Active LOW output enable input

The active LOW output enable ( $\overline{OE}$ ) pin, allows enabling or disabling all the LED outputs at the same time.

- When a LOW level is applied to  $\overline{OE}$  pin, all the LED outputs are enabled as defined by the CHASE register.
- When a HIGH level is applied to  $\overline{OE}$  pin, all the LED outputs are high-impedance.

The  $\overline{OE}$  pin can be used as a synchronization signal to switch on/off several PCA9626 devices at the same time. This requires an external clock reference that provides blinking period and the duty cycle.

The  $\overline{OE}$  pin can also be used as an external dimming control signal. The frequency of the external clock must be high enough not to be seen by the human eye, and the duty cycle value determines the brightness of the LEDs.

**Remark:** Do not use  $\overline{OE}$  as an external blinking control signal when internal global blinking is selected (DMBLNK = 1, MODE2 register) since it results in an undefined blinking pattern. Do not use  $\overline{OE}$  as an external dimming control signal when internal global dimming is selected (DMBLNK = 0, MODE2 register) since it results in an undefined dimming pattern.

**Remark:** During power-down, slow decay of voltage supplies may keep LEDs illuminated. Consider disabling LED outputs using HIGH level applied to  $\overline{OE}$  pin.

## 7.5 Power-on reset

When power is applied to  $V_{DD}$ , an internal power-on reset holds the PCA9626 in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9626 registers and I<sup>2</sup>C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter,  $V_{DD}$  must be lowered below 0.2 V to reset the device.

## 7.6 Software reset

The Software Reset Call (SWRST Call) allows all the devices in the I<sup>2</sup>C-bus to be reset to the power-up state value through a specific formatted I<sup>2</sup>C-bus command. To be performed correctly, it implies that the I<sup>2</sup>C-bus is functional and that there is no device hanging the bus.

The SWRST Call function is defined as the following:

1. A START command is sent by the I<sup>2</sup>C-bus master.
2. The reserved SWRST I<sup>2</sup>C-bus address '0000 011' with the R/W bit set to '0' (write) is sent by the I<sup>2</sup>C-bus master.
3. The PCA9626 device(s) acknowledge(s) after seeing the SWRST Call address '0000 0110' (06h) only. If the R/W bit is set to '1' (read), no acknowledge is returned to the I<sup>2</sup>C-bus master.
4. Once the SWRST Call address has been sent and acknowledged, the master sends 2 bytes with 2 specific values (SWRST data byte 1 and byte 2):
  - a. Byte 1 = A5h: the PCA9626 acknowledges this value only. If byte 1 is not equal to A5h, the PCA9626 does not acknowledge it.



- b. Byte 2 = 5Ah: the PCA9626 acknowledges this value only. If byte 2 is not equal to 5Ah, then the PCA9626 does not acknowledge it.
- If more than 2 bytes of data are sent, the PCA9626 does not acknowledge any more.
5. Once the right 2 bytes (SWRST data byte 1 and byte 2 only) have been sent and correctly acknowledged, the master sends a STOP command to end the SWRST Call: the PCA9626 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time ( $t_{BUF}$ ).

The I<sup>2</sup>C-bus master must interpret a non-acknowledge from the PCA9626 (at any time) as a 'SWRST Call Abort'. The PCA9626 does not initiate a reset of its registers. This happens only when the format of the SWRST Call sequence is not correct.

### 7.7 Individual brightness control with group dimming/blinking

A 97 kHz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control individually the brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the 4 LED outputs):

- A lower 190 Hz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to provide a global brightness control.
- A programmable frequency signal from 24 Hz to  $1/10.73$  Hz (8 bits, 256 steps) with programmable duty cycle (8 bits, 256 steps) is used to provide a global blinking control.




Fig 6. Brightness + Group Dimming signals

## 8. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 8.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals (see [Figure 7](#)).




Fig 7. Bit transfer

#### 8.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see [Figure 8](#)).




Fig 8. Definition of START and STOP conditions

### 8.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see [Figure 9](#)).




Fig 9. System configuration

### 8.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.







Fig 10. Acknowledgement on the I<sup>2</sup>C-bus



### 9. Bus transactions





This example assumes that  $AIF + AI[1:0] = 101b$ .

Fig 13. Multiple writes to Individual Brightness registers only using the Auto-Increment feature



### 10. Application design-in information




Fig 16. Typical application

## 10.1 Junction temperature calculation

A device junction temperature can be calculated when the ambient temperature or the case temperature is known.

When the ambient temperature is known, the junction temperature is calculated using [Equation 4](#) and the ambient temperature, junction to ambient thermal resistance and power dissipation.

$$T_j = T_{amb} + R_{th(j-a)} \times P_{tot} \quad (4)$$

where:

$T_j$  = junction temperature

$T_{amb}$  = ambient temperature

$R_{th(j-a)}$  = junction to ambient thermal resistance

$P_{tot}$  = (device) total power dissipation

When the case temperature is known, the junction temperature is calculated using [Equation 5](#) and the case temperature, junction to case thermal resistance and power dissipation.

$$T_j = T_{case} + R_{th(j-c)} \times P_{tot} \quad (5)$$

where:

$T_j$  = junction temperature

$T_{case}$  = case temperature

$R_{th(j-c)}$  = junction to case thermal resistance

$P_{tot}$  = (device) total power dissipation

Here are two examples regarding how to calculate the junction temperature using junction to case and junction to ambient thermal resistance. In the first example ([Section 10.1.1](#)), given the operating condition and the junction to ambient thermal resistance, the junction temperature of PCA9626B, in the LQFP48 package, is calculated for a system operating condition in 50 °C<sup>1</sup> ambient temperature. In the second example ([Section 10.1.2](#)), based on a specific customer application requirement where only the case temperature is known, applying the junction to case thermal resistance equation, the junction temperature of the PCA9626B, in the LQFP48 package, is calculated.

1. 50 °C is a typical temperature inside an enclosed system. The designers should feel free, as needed, to perform their own calculation using the examples.



**10.1.1 Example 1: T<sub>j</sub> calculation when T<sub>amb</sub> is known (PCA9626B, LQFP48)**

$$R_{th(j-a)} = 63 \text{ }^{\circ}\text{C/W}$$

$$T_{amb} = 50 \text{ }^{\circ}\text{C}$$

LED output low voltage (LED V<sub>OL</sub>) = 0.5 V

LED output current per channel = 80 mA

Number of outputs = 24

$$I_{DD(max)} = 18 \text{ mA}$$

$$V_{DD(max)} = 5.5 \text{ V}$$

I<sup>2</sup>C-bus clock (SCL) maximum sink current = 25 mA

I<sup>2</sup>C-bus data (SDA) maximum sink current = 25 mA

1. Find P<sub>tot</sub> (device total power dissipation):

- output total power = 80 mA × 24 × 0.5 V = 960 mW
- chip core power consumption = 18 mA × 5.5 V = 99 mW
- SCL power dissipation = 25 mA × 0.4 V = 10 mW
- SDA power dissipation = 25 mA × 0.4 V = 10 mW

$$P_{tot} = (960 + 99 + 10 + 10) \text{ mW} = \mathbf{1079 \text{ mW}}$$

2. Find T<sub>j</sub> (junction temperature):

$$T_j = (T_{amb} + R_{th(j-a)} \times P_{tot}) = (50 \text{ }^{\circ}\text{C} + 63 \text{ }^{\circ}\text{C/W} \times 1079 \text{ mW}) = \mathbf{118 \text{ }^{\circ}\text{C}}$$

**10.1.2 Example 2: T<sub>j</sub> calculation where only T<sub>case</sub> is known**

This example uses a customer-specific application of the PCA9626B, 24-channel LED controller in the LQFP48 package, where only the case temperature (T<sub>case</sub>) is known.

T<sub>j</sub> = T<sub>case</sub> + R<sub>th(j-c)</sub> × P<sub>tot</sub>, where:

$$R_{th(j-c)} = 18 \text{ }^{\circ}\text{C/W}$$

$$T_{case} \text{ (measured)} = 94.6 \text{ }^{\circ}\text{C}$$

V<sub>OL</sub> of LED ~ 0.5 V

$$I_{DD(max)} = 18 \text{ mA}$$

$$V_{DD(max)} = 5.5 \text{ V}$$

LED output voltage LOW = 0.5 V

LED output current:

$$60 \text{ mA on 1 port} = (60 \text{ mA} \times 1)$$

$$50 \text{ mA on 6 ports} = (50 \text{ mA} \times 6)$$

$$40 \text{ mA on 2 ports} = (40 \text{ mA} \times 2)$$

$$20 \text{ mA on 12 ports} = (20 \text{ mA} \times 12)$$

$$1 \text{ mA on 3 ports} = (1 \text{ mA} \times 3)$$

I<sup>2</sup>C-bus maximum sink current on clock line = 25 mA

I<sup>2</sup>C-bus maximum sink current on data line = 25 mA

1. Find  $P_{\text{tot}}$  (device total power dissipation)

- output current (60 mA × 1 port); output power (60 mA × 1 × 0.5 V) = 30 mW
- output current (50 mA × 6 ports); output power (50 mA × 6 × 0.5 V) = 150 mW
- output current (40 mA × 2 ports); output power (40 mA × 2 × 0.5 V) = 40 mW
- output current (20 mA × 12 ports); output power (20 mA × 12 × 0.5 V) = 120 mW
- output current (1 mA × 3 ports); output power (1 mA × 3 × 0.5 V) = 1.5 mW

Output total power = **341.5 mW**

- chip core power consumption = 18 mA × 5.5 V = 99 mW
- SCL power dissipation = 25 mA × 0.4 V = 10 mW
- SDA power dissipation = 25 mA × 0.4 V = 10 mW

 $P_{\text{tot}}$  (device total power dissipation) = **460.5 mW**2. Find  $T_j$  (junction temperature):

$$T_j = T_{\text{case}} + R_{\text{th}(j-a)} \times P_{\text{tot}} = 94.6 \text{ °C} + 18 \text{ °C/W} \times 460.5 \text{ mW} = \mathbf{102.9 \text{ °C}}$$

## 11. Limiting values

Table 16. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{\text{DD}}$	supply voltage		−0.5	+6.0	V
$V_{\text{I/O}}$	voltage on an input/output pin		$V_{\text{SS}} - 0.5$	5.5	V
$V_{\text{drv(LED)}}$	LED driver voltage		$V_{\text{SS}} - 0.5$	40	V
$I_{\text{O(LEDn)}}$	output current on pin LEDn		-	100	mA
$I_{\text{OL(tot)}}$	total LOW-level output current	LED driver outputs; <a href="#">[1]</a> $V_{\text{OL}} = 0.5 \text{ V}$	2400	-	mA
$I_{\text{SS}}$	ground supply current	per $V_{\text{SS}}$ pin	-	800	mA
$P_{\text{tot}}$	total power dissipation	$T_{\text{amb}} = 25 \text{ °C}$	-	1.8	W
		$T_{\text{amb}} = 85 \text{ °C}$	-	0.72	W
P/ch	power dissipation per channel	$T_{\text{amb}} = 25 \text{ °C}$	-	100	mW
		$T_{\text{amb}} = 85 \text{ °C}$	-	45	mW
$T_j$	junction temperature	<a href="#">[2]</a>	-	+125	°C
$T_{\text{stg}}$	storage temperature		−65	+150	°C
$T_{\text{amb}}$	ambient temperature	operating	−40	+85	°C

[1] Each bit must be limited to a maximum of 100 mA and the total package limited to 2400 mA due to internal busing limits.

[2] Refer to [Section 10.1](#) for calculation.

Table 17. LQFP48 power dissipation and output current capability

Measurement	LQFP48
<b>T<sub>amb</sub> = 25 °C</b>	
maximum power dissipation (chip + output drivers)	1590 mW
maximum power dissipation (output drivers only)	1460 mW
maximum drive current per channel	$< \frac{1460 \text{ mW}}{24\text{-bit} \times 0.5 \text{ V}} = 121.7 \text{ mA}$ [1]
<b>T<sub>amb</sub> = 60 °C</b>	
maximum power dissipation (chip + output drivers)	1030 mW
maximum power dissipation (output drivers only)	901 mW
maximum drive current per channel	$< \frac{901 \text{ mW}}{24\text{-bit} \times 0.5 \text{ V}} = 75.1 \text{ mA}$
<b>T<sub>amb</sub> = 80 °C</b>	
maximum power dissipation (chip + output drivers)	714 mW
maximum power dissipation (output drivers only)	585 mW
maximum drive current per channel	$< \frac{585 \text{ mW}}{24\text{-bit} \times 0.5 \text{ V}} = 48.8 \text{ mA}$

[1] This value signifies package ability to handle more than 100 mA per output driver. The device maximum current rating per output is 100 mA.

## 12. Thermal characteristics

Table 18. Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	LQFP48	[1] 63	°C/W
R <sub>th(j-c)</sub>	thermal resistance from junction to case	LQFP48	[1] 18	°C/W

[1] Calculated in accordance with JESD 51-7.

### 13. Static characteristics

**Table 19. Static characteristics**
 $V_{DD} = 2.3\text{ V to }5.5\text{ V}; V_{SS} = 0\text{ V}; T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C};$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply</b>						
$V_{DD}$	supply voltage		2.3	-	5.5	V
$I_{DD}$	supply current	on pin $V_{DD}$ ; operating mode; no load; $f_{SCL} = 1\text{ MHz}$				
		$V_{DD} = 2.7\text{ V}$	-	0.5	4	mA
		$V_{DD} = 3.6\text{ V}$	-	1.5	6	mA
$I_{stb}$	standby current	on pin $V_{DD}$ ; no load; $f_{SCL} = 0\text{ Hz}$ ; I/O = inputs; $V_I = V_{DD}$				
		$V_{DD} = 2.7\text{ V}$	-	0.5	5	$\mu\text{A}$
		$V_{DD} = 3.6\text{ V}$	-	1.0	10	$\mu\text{A}$
$V_{POR}$	power-on reset voltage	$V_{DD} = 5.5\text{ V}$	-	6	15	$\mu\text{A}$
		no load; $V_I = V_{DD}$ or $V_{SS}$	[1]	1.70	2.0	V
<b>Input SCL; input/output SDA</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3 $V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		0.7 $V_{DD}$	-	5.5	V
$I_{OL}$	LOW-level output current	$V_{OL} = 0.4\text{ V}; V_{DD} = 2.3\text{ V}$	20	-	-	mA
		$V_{OL} = 0.4\text{ V}; V_{DD} = 5.0\text{ V}$	30	-	-	mA
$I_L$	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance	$V_I = V_{SS}$	-	6	10	pF
<b>LED driver outputs</b>						
$V_{drv(LED)}$	LED driver voltage		0	-	40	V
$I_{OL}$	LOW-level output current	$V_{OL} = 0.5\text{ V}; V_{DD} \geq 4.5\text{ V}$	[2]	100	-	mA
$I_{LOH}$	HIGH-level output leakage current	$V_{drv(LED)} = 5\text{ V}$	-	-	$\pm 1$	$\mu\text{A}$
		$V_{drv(LED)} = 40\text{ V}$	-	$\pm 1$	15	$\mu\text{A}$
$R_{on}$	ON-state resistance	$V_{drv(LED)} = 40\text{ V}; V_{DD} = 2.3\text{ V}$	-	2	5	$\Omega$
$C_o$	output capacitance		-	15	40	pF
<b>OE input</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.8	V
$V_{IH}$	HIGH-level input voltage		0.7 $V_{DD}$	-	5.5	V
$I_{LI}$	input leakage current		-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance		-	3.7	5	pF
<b>Address inputs</b>						
$V_{IL}$	LOW-level input voltage		-0.5	-	+0.3 $V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		0.7 $V_{DD}$	-	5.5	V
$I_{LI}$	input leakage current		-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance		-	3.7	5	pF

[1]  $V_{DD}$  must be lowered to 0.2 V in order to reset part.

[2] Each bit must be limited to a maximum of 100 mA and the total package limited to 2400 mA due to internal busing limits.

## 14. Dynamic characteristics


Table 20. Dynamic characteristics

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Fast-mode Plus I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	Min	Max	
f <sub>SCL</sub>	SCL clock frequency		0	100	0	400	0	1000	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μs
t <sub>HD,STA</sub>	hold time (repeated) START condition		4.0	-	0.6	-	0.26	-	μs
t <sub>SU,STA</sub>	set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μs
t <sub>SU,STO</sub>	set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μs
t <sub>HD,DAT</sub>	data hold time		0	-	0	-	0	-	ns
t <sub>VD,ACK</sub>	data valid acknowledge time	[1]	0.3	3.45	0.1	0.9	0.05	0.45	μs
t <sub>VD,DAT</sub>	data valid time	[2]	0.3	3.45	0.1	0.9	0.05	0.45	μs
t <sub>SU,DAT</sub>	data set-up time		250	-	100	-	50	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μs
t <sub>f</sub>	fall time of both SDA and SCL signals	[3][4]	-	300	20 + 0.1C <sub>b</sub> [5]	300	-	120	ns
t <sub>r</sub>	rise time of both SDA and SCL signals		-	1000	20 + 0.1C <sub>b</sub> [5]	300	-	120	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	[6]	-	50	-	50	-	50	ns
<b>Output propagation delay</b>									
t <sub>PLH</sub>	LOW to HIGH propagation delay	$\overline{OE}$ to LEDn; MODE2[1:0] = 01	-	-	-	-	-	150	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	$\overline{OE}$ to LEDn; MODE2[1:0] = 01	-	-	-	-	-	150	ns

Table 20. Dynamic characteristics ...continued


Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Fast-mode Plus I <sup>2</sup> C-bus		Unit
			Min	Max	Min	Max	Min	Max	
<b>Output port timing</b>									
t <sub>d(SCL-Q)</sub>	delay time from SCL to data output	SCL to LEDn; MODE2[3] = 1; outputs change on ACK	-	-	-	-	-	450	ns
t <sub>d(SDA-Q)</sub>	delay time from SDA to data output	SDA to LEDn; MODE2[3] = 0; outputs change on STOP condition	-	-	-	-	-	450	ns

- [1] t<sub>VD;ACK</sub> = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.
- [2] t<sub>VD;DAT</sub> = minimum time for SDA data out to be valid following SCL LOW.
- [3] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
- [4] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time (t<sub>f</sub>) for the SDA output stage is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- [5] C<sub>b</sub> = total capacitance of one bus line in pF.
- [6] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.




002aaa986

Fig 17. Definition of timing



## 15. Test information



16. Package outline

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2




Fig 20. Package outline SOT313-2 (LQFP48)



## 17. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

## 18. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 18.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 18.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 18.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 18.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 21](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 21](#) and [22](#)

**Table 21. SnPb eutectic process (from J-STD-020D)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 22. Lead-free process (from J-STD-020D)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 21](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

19. Soldering: PCB footprints

Footprint information for reflow soldering of LQFP48 package

SOT313-2




Fig 22. PCB footprint for SOT313-2 (LQFP48); reflow soldering

## 20. Abbreviations

Table 23. Abbreviations

Acronym	Description
ACK	Acknowledge
CDM	Charged Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
FET	Field-Effect Transistor
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
LED	Light Emitting Diode
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PCB	Printed-Circuit Board
PWM	Pulse Width Modulation
RGB	Red/Green/Blue
RGBA	Red/Green/Blue/Amber
SMBus	System Management Bus

## 21. Revision history

Table 24. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9626 v.5	20140619	Product data sheet	-	PCA9626 v.4
Modifications:	<ul style="list-style-type: none"> <li>• <a href="#">Section 7.2 “Control register”</a>, 11th paragraph, last sentence changed from “20 → 21 → ... → 26 → 0 → 1 → 2 → ... → 19 → 02 → 03 → ... → 19 → 02 ...” to “12 → 13 → ... → 19 → 02 → 03 → ... → 19 → 02 ...”</li> <li>• <a href="#">Table 5 “Register summary<sup>[1]</sup>”</a>: deleted (old) Table note [2]</li> <li>• <a href="#">Table 6 “MODE1 - Mode register 1 (address 00h) bit description”</a>: added (new) <a href="#">Table note [1]</a> and its cross-reference at SLEEP bit (bit 4)</li> </ul>			
PCA9626 v.4	20140514	Product data sheet	-	PCA9626 v.3
PCA9626 v.3	20120906	Product data sheet	-	PCA9626 v.2
PCA9626 v.2	20090831	Product data sheet	-	PCA9626 v.1
PCA9626 v.1	20090602	Product data sheet	-	-

## 22. Legal information

### 22.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 22.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 22.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 22.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP Semiconductors N.V.

## 23. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 24. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	<b>11</b>	<b>Limiting values</b> . . . . .	<b>34</b>
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>2</b>	<b>12</b>	<b>Thermal characteristics</b> . . . . .	<b>35</b>
<b>3</b>	<b>Applications</b> . . . . .	<b>3</b>	<b>13</b>	<b>Static characteristics</b> . . . . .	<b>36</b>
<b>4</b>	<b>Ordering information</b> . . . . .	<b>3</b>	<b>14</b>	<b>Dynamic characteristics</b> . . . . .	<b>37</b>
4.1	Ordering options . . . . .	3	<b>15</b>	<b>Test information</b> . . . . .	<b>39</b>
<b>5</b>	<b>Block diagram</b> . . . . .	<b>4</b>	<b>16</b>	<b>Package outline</b> . . . . .	<b>40</b>
<b>6</b>	<b>Pinning information</b> . . . . .	<b>5</b>	<b>17</b>	<b>Handling information</b> . . . . .	<b>41</b>
6.1	Pinning . . . . .	5	<b>18</b>	<b>Soldering of SMD packages</b> . . . . .	<b>41</b>
6.2	Pin description . . . . .	5	18.1	Introduction to soldering . . . . .	41
<b>7</b>	<b>Functional description</b> . . . . .	<b>7</b>	18.2	Wave and reflow soldering . . . . .	41
7.1	Device addresses . . . . .	7	18.3	Wave soldering . . . . .	41
7.1.1	Regular I <sup>2</sup> C-bus slave address . . . . .	7	18.4	Reflow soldering . . . . .	42
7.1.2	LED All Call I <sup>2</sup> C-bus address . . . . .	8	<b>19</b>	<b>Soldering: PCB footprints</b> . . . . .	<b>44</b>
7.1.3	LED Sub Call I <sup>2</sup> C-bus addresses . . . . .	8	<b>20</b>	<b>Abbreviations</b> . . . . .	<b>45</b>
7.1.4	Software Reset I <sup>2</sup> C-bus address . . . . .	8	<b>21</b>	<b>Revision history</b> . . . . .	<b>45</b>
7.2	Control register . . . . .	9	<b>22</b>	<b>Legal information</b> . . . . .	<b>46</b>
7.3	Register definitions . . . . .	10	22.1	Data sheet status . . . . .	46
7.3.1	Mode register 1, MODE1 . . . . .	12	22.2	Definitions . . . . .	46
7.3.2	Mode register 2, MODE2 . . . . .	12	22.3	Disclaimers . . . . .	46
7.3.3	PWM0 to PWM23, individual brightness control . . . . .	13	22.4	Trademarks . . . . .	47
7.3.4	GRPPWM, group duty cycle control . . . . .	14	<b>23</b>	<b>Contact information</b> . . . . .	<b>47</b>
7.3.5	GRPFREQ, group frequency . . . . .	14	<b>24</b>	<b>Contents</b> . . . . .	<b>48</b>
7.3.6	CHASE control . . . . .	15			
7.3.7	LEDOUT0 to LEDOUT5, LED driver output state . . . . .	22			
7.3.8	SUBADR1 to SUBADR3, I <sup>2</sup> C-bus subaddress 1 to 3 . . . . .	23			
7.3.9	ALLCALLADR, LED All Call I <sup>2</sup> C-bus address . . . . .	23			
7.4	Active LOW output enable input . . . . .	24			
7.5	Power-on reset . . . . .	24			
7.6	Software reset . . . . .	24			
7.7	Individual brightness control with group dimming/blinking . . . . .	25			
<b>8</b>	<b>Characteristics of the I<sup>2</sup>C-bus</b> . . . . .	<b>26</b>			
8.1	Bit transfer . . . . .	26			
8.1.1	START and STOP conditions . . . . .	26			
8.2	System configuration . . . . .	26			
8.3	Acknowledge . . . . .	27			
<b>9</b>	<b>Bus transactions</b> . . . . .	<b>28</b>			
<b>10</b>	<b>Application design-in information</b> . . . . .	<b>31</b>			
10.1	Junction temperature calculation . . . . .	32			
10.1.1	Example 1: T <sub>j</sub> calculation when T <sub>amb</sub> is known (PCA9626B, LQFP48) . . . . .	33			
10.1.2	Example 2: T <sub>j</sub> calculation where only T <sub>case</sub> is known . . . . .	33			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 19 June 2014

Document identifier: PCA9626