

#### PCIE GEN 2/3 & QPI CLOCK FOR ROMLEY-BASED SERVERS

932SQ420D

### **General Description**

The 932SQ420D is a main clock synthesizer for Romley-generation Intel based server platforms. The 932SQ420D is driven with a 25 MHz crystal for maximum performance. It generates CPU outputs of 100 or 133.33 MHz.

### **Recommended Application**

CK420BQ

### **Output Features**

- 4 HCSL CPU outputs
- 4 HCSL Non-Spread SAS/SRC outputs
- 3 HCSL SRC outputs
- 1 HCSL DOT96 output
- 1 3.3V 48M output
- 5 3.3V PCI outputs
- 1-3.3V REF output


#### Features/Benefits

- 0.5% down spread capable on CPU/SRC/PCI outputs/Lower EMI
- 64-pin TSSOP and MLF packages/Space Savings

### **Key Specifications**

- Cycle to cycle jitter: CPU/SRC/NS\_SRC/NS\_SAS < 50ps.</li>
- Phase jitter: PCle Gen2 < 3ps rms, Gen3 < 1ps rms</li>
- Phase jitter: QPI 9.6GB/s < 0.2ps rms
- Phase jitter: NS-SAS < 0.4ps rms using raw phase data
- Phase jitter: NS-SAS < 1.3ps rms using Clk Jit Tool 1.6.3

### **Block Diagram**



# Pin Configuration - 64TSSOP

SMBCLK 1 GND14 2 AVDD14 3 VDD14 4  *REF14_3x/TEST_SEL 5 GND14 6 GNDXTAL 7		64 SMBDAT 63 VDDCPU 62 CPU3T 61 CPU3C 60 CPU2T 59 CPU2C 58 GNDCPU
X1_25 8 X2_25 9 VDDXTAL 10 GNDPCI 11 VDDPCI 12 PCI4_2x 13 PCI3_2x 14 PCI2_2x 15 PCI1_2x 16 PCI0_2x 17 GNDPCI 18 VDDPCI 19 VDD48 20	932SQ420	57 VDDCPU 56 CPU1T 55 CPU1C 54 CPU0T 53 CPU0C 52 GNDNS 51 AVDD_NS_SAS 50 NS_SAS1T 49 NS_SAS1C 48 NS_SAS0T 47 NS_SAS0C 46 GNDNS
^48M_2x/100M_133M# 21 GND48 22 GND96 23 DOT96T 24 DOT96C 25 AVDD96 26 TEST_MODE 27 CKPWRGD#/PD 28 VDDSRC 29 SRC0T 30 SRC0C 31 GNDSRC 32		44 NS_SRC1T 43 NS_SRC1C 42 NS_SRC0T 41 NS_SRC0C 40 IREF 39 GNDSRC 38 AVDD_SRC 37 VDDSRC 36 SRC2T 35 SRC2C 34 SRC1T 33 SRC1C
	64-TSSOP	·

Note: Pins with ^ prefix have internal 120K pullup Pins with v prefix have internal 120K pulldown

#### **Spread Spectrum Control**

SS_Enable	CPU, SRC &
(B1 b0)	PCI
0	OFF
1	ON

#### **Power Group Pin Numbers**

ML	F	TSSOP		Description	
VDD	GND	VDD	GND	Description	
57	56	3	2	14MHz PLL Analog	
58	60	4	6	REF14M Output and Logic	
64	61	10	7	25MHz XTAL	
2,9	1,8	12, 19	11, 18	PCI Outputs and Logic	
10	12	20	22	48MHz Output and Logic	
16	13	26	23	96MHz PLL Analog, Output and Logic	
19, 27	22	29, 37	32	SRC Outputs and Logic	
28	29	38	39	SRC PLL Analog	
35	36	45	46	Non-Spreading Differential Outputs & Logic	
41	42	51	52	NS-SAS/SRC PLL Analog	
47, 53	48	57,63	58	CPU Outputs and Logic	

#### 932SQ420 Power Down Functionality

CKPWRGD#/PD	Differential Outputs	Single-ended Outputs	Single ended Outputs w/Latch
1	HI-Z <sup>1</sup>	Low	Low <sup>2</sup>
0		Running	

- Hi-Z on the differential outputs will result in both True and Complement being low due to the termination network
- 2. These outputs are Hi-Z after VDD is applied and before the first assertion of CKPWRGD#.


# **Pin Descriptions - 64 TSSOP**

1 SMBCLK IN Clock pin of SMBUS circuitry, 5V tolerant 2 GND14 PWR 3 AVDD14 PWR 4 VDD14 PWR 5 Count pin for 14MHz output and logic. 3 AVDD14 PWR 5 Count pin for 14MHz output and logic. 5 WREF14_3V/TEST_SEL 10 14.3 MHz reference cock. 3X drive strength as default / TEST_SEL latched input to enable Refer to Test Clarification Table. This pin has a weak (-120Kohm) internal pull down. 6 GND14 PWR Ground pin for 14MHz output and logic. 7 GNDXTAL PWR Ground pin for 14MHz output and logic. 8 X1_25 IN Crystal input, Norminally 250MHz. 9 X2_25 OUT Crystal input, Norminally 250MHz. 10 VDDXTAL PWR Ground pin for FOL outputs and logic. 11 GNDPCI PWR Ground pin for PCI outputs and logic. 12 VDDPCI PWR Ground pin for PCI outputs and logic. 13 PCI4_2x OUT 3.3V PCI dock output 14 PCI3_2x OUT 3.3V PCI dock output 15 PCI2_2x OUT 3.3V PCI dock output 16 PCI2_2x OUT 3.3V PCI dock output 17 PCI0_2x OUT 3.3V PCI dock output 18 GNDPCI PWR Ground pin for PCI outputs and logic. 19 VDDPCI PWR 3.3V PCI dock output 19 VDDPCI PWR 3.3V PCI dock output 10 PWR GROUND pWR G				
2 GND14 PWB Ground pin for 14MHz output and logic.  3 AVD14 PWB Power pin for 14MHz output and logic.  4 VDD14 PWB Power pin for 14MHz output and logic.  5 WREF14_3wTEST_SEL ID Refer to Tset Clarification Table. This pin has a weak (-120kohm) internal pull down.  6 GND14 PWB Ground pin for 14MHz output and logic.  7 GNDXTAL PWB Ground pin for 14MHz output and logic.  8 X1_25 IN Crystal input, Nominally 25.00MHz.  9 X2_25 OUT Crystal output, Nominally 25.00MHz.  10 VDDXTAL PWB 3.3V power for the crystal oscillator.  11 GNDPCI PWB 3.3V power for the CPI outputs and logic.  12 VDDPCI PWB 3.3V power for the PCI output and logic.  13 PCI4_2x OUT 3.3V PCI clock output  14 PCI3_2x OUT 3.3V PCI clock output  15 PCI2_2x OUT 3.3V PCI clock output  16 PCI1_2x OUT 3.3V PCI clock output  17 PCI0_2x OUT 3.3V PCI clock output  18 GNDPCI PWB Ground pin for PCI outputs and logic.  19 VDDPCI PWB Ground pin for PCI output and logic.  19 VDDPCI PWB 3.3V PCI clock output  10 PWB 3.3V PCI clock output  11 GNDPCI PWB 3.3V PCI clock output  12 PCI0_2x OUT 3.3V PCI clock output  13 PCI4_2x OUT 3.3V PCI clock output  14 PCI3_2x OUT 3.3V PCI clock output  15 PCI2_2x OUT 3.3V PCI clock output  16 PCI1_2x OUT 3.3V PCI clock output  17 PCI0_2x OUT 3.3V PCI clock output  18 GNDPCI PWB 3.3V power for the PCI outputs and logic.  19 VDDPCI PWB 3.3V power for the 48MHz output and logic.  20 VDD48 PWB Ground pin for PCI outputs and logic.  21 V48M_2x/100M_133M# I/O thresholds. This pin has a weak (-120Kom) internal pull up.  22 GND48 PWB 3.3V power for the 48MHz output and logic.  23 GND96 PWB 3.3V power for the 48MHz output and logic.  24 GND96 PWB 3.3V power for the 48MHz output and logic.  25 GND96 PWB 3.3V power for the 58MHz output and logic.  26 AVD96 PWB 3.3V power for the 58MHz output and logic.  27 TEST_MODE IN The 58MHz output and logic.  28 GND96 PWB 3.3V power for the 58MHz output and logic.  29 VDDSRC PWB 3.3V power for the 58MHz output and logic.  29 VDDSRC PWB 3.3V power for the 58MHz output and logic.  20 CKPWRGD#/PD IN The 58MHz	PIN #	PIN NAME	TYPE	
AVDD14 PWR Analog power pin for 14MHz PLL  VDD14 PWR Grower pin for 14MHz output and logic  NDFEF14_3WTEST_SEL  NDFEF14_3WTEST				
VDD14	2	GND14		
Secolar   Seco	3	AVDD14	PWR	Analog power pin for 14MHz PLL
Second Color   Second Prices	4	VDD14	PWR	Power pin for 14MHz output and logic
Hefer to 1 set Clantication 1 able. This pin has a weak (~120Kohm) internal pull down.	_	DEETA OVEROT OF	1/0	14.318 MHz reference clock. 3X drive strength as default / TEST_SEL latched input to enable test mode.
Tue clock of differential SRC output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.   SRCOT   SRC1T   SRC2T   SRC1T   SRC1T   SRC2T	5	VREF14_3X/1ES1_SEL	1/0	Refer to Test Clarification Table. This pin has a weak (~120Kohm) internal pull down.
Tue clock of differential SRC output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.   SRCOT   SRC1T   SRC2T   SRC1T   SRC1T   SRC2T	6	GND14	PWR	Ground pin for 14MHz output and logic.
8 X1_25 IN Crystal input, Nominally 25.00MHz. 9 X2_25 OUT Crystal output, Nominally 25.00MHz. 10 VDDXTAL PWB 3.3V power for the crystal oscillator. 11 GNDPCI PWR Ground pin for PCI outputs and logic. 12 VDDPCI PWR 3.3V power for the PCI outputs and logic. 13 PCI4_2x OUT 3.3V PCI clock output 14 PCI3_2x OUT 3.3V PCI clock output 15 PCI2_2x OUT 3.3V PCI clock output 16 PCI1_2x OUT 3.3V PCI clock output 17 PCI0_2x OUT 3.3V PCI clock output 18 GNDPCI PWR Ground pin for PCI outputs and logic. 19 VDDPCI PWR Ground pin for PCI outputs and logic. 20 VDD48 PWR 3.3V power for the PCI outputs and logic. 21 V48M_2x/100M_133M# PWR Ground pin for PCI outputs and logic. 22 GND48 PWR 3.3V power for the PCI output and logic. 23 GND96 PWR Ground pin for 48MHz output and logic. 24 GND96 PWR Ground pin for PMHz output and logic. 25 D0T96C OUT 17 Tue clock of differential 96MHz output. These are current mode outputs. These are current and external 3.3 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 26 AVDD96 PWR 3.3V power for the 48/96MHz output. These are current mode outputs and external 30 hm series resistors and 49.9 ohm shunt resistors are required for termination. 26 CKPWRGD#/PD IN Resistors and 49.9 ohm shunt resistors are required for termination. 27 TEST_MODE PWR 3.3V power for the 5RC output and logic. 28 CKPWRGD#/PD IN S.3V power for the 5RC output and logic. 29 VDDSRC PWR 3.3V power for the 5RC output and logic. 31 SRCOT OUT GROUND SAC OUT Series are sell time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table. 32 GNDSRC PWR 3.3V power for the 5RC output. These are current mode outputs and external 30 Shm series resistors and 49.9 ohm shunt resistors are required for termination. 31 SRCOC OUT Gromplementary clock of differential SRC output. These are current mode outputs and external 33 Shm series resistors and 49.9 ohm shunt resistors are required for termination. 32 GNDSRC PWR Ground pin for SRC output. These are current mode outputs and external	7	GNDXTAL		
9	8			
10   VDDXTAL   PWR   3.3V power for the crystal oscillator.				
11   GNDPCI   PWR   Ground pin for PCI outputs and logic   12   VDDPCI   PWR   3.3V power for the PCI outputs and logic   13   PCI4_2x   OUT   3.3V PCI dlock output   14   PCI3_2x   OUT   3.3V PCI dlock output   15   PCI2_2x   OUT   3.3V PCI dlock output   16   PCI1_2x   OUT   3.3V PCI dlock output   17   PCI0_2x   OUT   3.3V PCI dlock output   18   GNDPCI   PWR   Ground pin for PCI outputs and logic   19   VDDPCI   PWR   Ground pin for PCI outputs and logic   19   VDDPCI   PWR   3.3V power for the PCI outputs and logic   19   VDDPCI   PWR   3.3V power for the PCI outputs and logic   19   VDDPCI   PWR   3.3V power for the PCI outputs and logic   10   VDD48   PWR   3.3V power for the 48MHz output and logic   10   VDD48   PWR   3.3V power for the 48MHz output and logic   10   VDD48   PWR   3.3V power for the 48MHz output and logic   10   VDD48   PWR   Ground pin for PCI outputs and logic   10   VDD48   PWR   Ground pin for PCI output and logic   10   VDD48   PWR   Ground pin for DD796 output and logic   10   VDD48   PWR   Ground pin for DD796 output and logic   10   VDD48   PWR   Ground pin for DD796 output and logic   10   VDD49   PWR   3.3V power for the 48MHz output. These are current mode outputs. These are current mode outputs and extension   10   VDD49   PWR   3.3V power for the 48MHz output and logic   10   VDD49   PWR   3.3V power for the 48MHz output not select between Hi-Z and REF/N divider mode while in test rest California   10   VDD49   PWR   3.3V power for the 48MHz output self to sample latched inputs and allow the device to Power than 19   VDD59   PWR   3.3V power for the 48MHz output in the self the power				
12   VDDPCI				
13   PCI4 2x	-			
14				· · · · · · · · · · · · · · · · · · ·
15   PCIZ_2X				'
16		_		
17				
18    GNDPCI	-	_		
19		_		
20				
3.3V 48MHz output/ 3.3V tolerant CPU frequency select latched input pin. See ViiFS and Vinf thresholds. This pin has a weak (~120Kom) internal pull up.   1 = 100MHz, 0 = 133MHz operating frequency				
Alignment   Alig	20	VDD48	PWR	3.3V power for the 48MHz output and logic
1 = 100MHz, 0 = 133MHz operating frequency 22 GND48 PWR Ground p in for 48MHz output and logic. 23 GND96 PWR Ground p in for 100T96 output and logic. 24 DOT96T 25 DOT96C 26 AVDD96 PWR 3.30 hm series resistors and 49.9 ohm shunt resistors are required for termination. 26 AVDD96 PWR 3.3V power for the 48/96MHz PLL and the 96MHz output and logic 27 TEST_MODE 28 CKPWRGD#/PD 29 VDDSRC 29 VDDSRC 29 VDDSRC 29 VDDSRC 29 VDDSRC 30 SRC0T 30 SRC0T 31 SRC0C 31 SRC1C 32 GNDSRC 33 SRC1C 34 SRC1C 35 SRC2C 36 OUTT 37 Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 36 SRC2C 37 TEST_MODE 38 CKPWRGD#/PD 40 TEST_MODE Is a real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table. 39 CKPWRGD# is an active low input used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal in a restopped. 39 SRC0T 40 True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 30 SRC1C 31 SRC1C 42 Complementary clock of differential SRC output. These are current mode outputs and external 35 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 30 SRC1C 31 SRC1C 52 Complementary clock of differential SRC output. These are current mode outputs and external 35 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 36 SRC1C 53 Complementary clock of differential SRC output. These are current mode outputs and external 35 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 37 True clock of differential SRC output. These are current mode outputs and external 35 ohm series resistors and 49.9 ohm shunt resistors are required for termination. 36 SRC2C 57 Complementary clock of differential SRC outpu	0.4	A40N4 0 /400N4 400N4#		
22 GND48   PWR   Ground pin for 48MHz output and logic.	21	^48M_2x/100M_133M#	1/0	
23 GND96 PWR Ground pin for DOT96 output and logic.  True clock of differential 96MHz output. These are current mode outputs. These are current and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  25 DOT96C OUT Complementary clock of differential 96MHz output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  26 AVDD96 PWR 3.3V power for the 48/96MHz PLL and the 96MHz output and logic  27 TEST_MODE IN TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table.  28 CKPWRGD#/PD IN asynchronous active high input pin used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  29 VDDSRC PWR 3.3V power for the SRC outputs and logic  30 SRC0T OUT True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  31 SRC0C OUT Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  32 GNDSRC PWR Ground pin for SRC outputs and logic.  33 SRC1C OUT Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  34 SRC1T OUT True clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C OUT True clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  36 SRC2T True clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are				
DOT96T  OUT True clock of differential 96MHz output. These are current mode outputs. These are current and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  DOT96C  OUT Complementary clock of differential 96MHz output. These are current mode outputs and ext series resistors and 49.9 ohm shunt resistors are required for termination.  PWR 3.3V power for the 48/96MHz PLL and the 96MHz output and logic  TEST_MODE  IN TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table.  CKPWRGD#/PD  IN SHCOR PWR 3.3V power for the 48/96MHz PLL and the 96MHz output and logic  TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table.  CKPWRGD#/PD  IN SHCOR PWR 3.3V power for the SRC output used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  30 SRCOT  OUT True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  31 SRCOC  OUT Complementary clock of differential SRC output. These are current mode outputs and external 33 SRCOC  OUT Series resistors and 49.9 ohm shunt resistors are required for termination.  32 GNDSRC  PWR Ground pin for SRC outputs and logic.  Complementary clock of differential SRC output. These are current mode outputs and external 34 SRCOC  OUT True clock of differential SRC output. These are current mode outputs and external 35 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C  OUT Complementary clock of differential SRC output. These are current mode outputs and external 35 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT True clock of differential SRC output. These are current mode outputs and external 36 ohm series resistors and 49.9 oh				
DOT96C  DOT96C  DOT96C  OUT  Complementary clock of differential 96MHz output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  26 AVDD96  PWR 3.3V power for the 48/96MHz PLL and the 96MHz output and logic  TEST_MODE  IN TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table.  CKPWRGD# is an active low input used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  29 VDDSRC  PWR 3.3V power for the SRC outputs and logic  30 SRC0T  OUT  Complementary clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  31 SRC0C  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  32 GNDSRC  PWR  Ground pin for SRC outputs and logic  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  33 SRC1C  OUT  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  34 SRC1T  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC outpu	23	GND96	PWR	
DOT96C  DOT Complementary clock of differential 96MHz output. These are current mode outputs and ext series resistors and 49.9 ohm shunt resistors are required for termination.  PWR 3.3V power for the 48/96MHz PLL and the 96MHz output and logic  TEST_MODE  IN TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table.  CKPWRGD#/PD  IN CKPWRGD#/PD  IN CKPWRGD# is an active low input used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  PWR 3.3V power for the SRC outputs and logic  SRCOT  OUT  True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external 32 GNDSRC  OUT  Ground pin for SRC outputs and logic.  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRC1C  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRC1T  OUT  True clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for terminat	24	DOT96T	ОПТ	·
Series resistors and 49.9 ohm shunt resistors are required for termination.		B01001	00.	
26 AVDD96 PWR 3.3V power for the 48/96MHz PLL and the 96MHz output and logic  27 TEST_MODE IN TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table.  28 CKPWRGD#/PD IN CKPWRGD# is an active low input used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal real real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table.  29 VDDSRC PWR 3.3V power for the SRC outputs and logic  30 SRC0T True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  31 SRC0C OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  32 GNDSRC PWR Ground pin for SRC outputs and logic.  33 SRC1C OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  34 SRC1T OUT True clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  36 SRC2T OUT True clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  36 SRC2T OUT True clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.	25	DOT96C	OUT	
TEST_MODE  IN TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test Test Clarification Table.  CKPWRGD#/PD  IN asynchronous active low input used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  29 VDDSRC PWR 3.3V power for the SRC outputs and logic  30 SRC0T  OUT True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  31 SRC0C  OUT Complementary clock of differential SRC output. These are current mode outputs and external 32 GNDSRC  PWR Ground pin for SRC outputs and logic.  32 GNDSRC  OUT Complementary clock of differential SRC output. These are current mode outputs and external 32 SRC1C  OUT True clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  34 SRC1T  OUT True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C  OUT Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.	25	DO 1900		
Test Clarification Table.  CKPWRGD#/PD  IN Synchronous active high input used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  PWR 3.3V power for the SRC outputs and logic  SRCOT  OUT  Complementary clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRCOC  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRC1C  OUT  True clock of differential SRC output. These are current mode outputs and external 34 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external 35 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.	26	AVDD96	PWR	
CKPWRGD#/PD  IN  CKPWRGD# is an active low input used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  29 VDDSRC  PWR 3.3V power for the SRC outputs and logic  OUT  True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRCOC  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 32 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  PWR GDM# is an active low input used to sample latched inputs and allow the device to Pow asynchronous active high input pin used to put the device into a low power state. The internal asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  OUT  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  OUT  True clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.	27	TEST MODE	INI	TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test mode. Refer to
28 CKPWRGD#/PD IN asynchronous active high input pin used to put the device into a low power state. The internal are stopped.  29 VDDSRC PWR 3.3V power for the SRC outputs and logic  30 SRC0T OUT True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  31 SRC0C OUT Complementary clock of differential SRC output. These are current mode outputs and external 32 GNDSRC PWR Ground pin for SRC outputs and logic.  32 GNDSRC PWR Ground pin for SRC outputs and logic.  33 SRC1C OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  34 SRC1T OUT Complementary clock of differential SRC output. These are current mode outputs. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C OUT Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  36 SRC2T OUT True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  37 True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  38 SRC2T OUT True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.	21	TEST_WODE	IIV	
are stopped.  29 VDDSRC PWR 3.3V power for the SRC outputs and logic  30 SRC0T OUT  True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  31 SRC0C OUT  Complementary clock of differential SRC output. These are current mode outputs and external 32 GNDSRC PWR Ground pin for SRC outputs and logic.  32 GNDSRC OUT  SRC1C OUT  SRC1C OUT  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  34 SRC1T OUT  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C OUT  Complementary clock of differential SRC output. These are current mode outputs. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  36 SRC2T OUT  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  37 SRC2T OUT  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  38 SRC2T OUT  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.				
PWR 3.3V power for the SRC outputs and logic  OUT True clock of differential SRC output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  PWR Ground pin for SRC outputs and logic.  OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  OUT True clock of differential SRC output. These are current mode outputs. These are current mode outputs and extern external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT Complementary clock of differential SRC output. These are current mode outputs. These are current mode outputs and extern external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT True clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  OUT True clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.	28	CKPWRGD#/PD	IN	asynchronous active high input pin used to put the device into a low power state. The internal clocks and PLLs
30 SRC0T  OUT  True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  31 SRC0C  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 32 GNDSRC  PWR Ground pin for SRC outputs and logic.  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 33 SRC1C  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 34 series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRC1T  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.				are stopped.
SRC0C  OUT  external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  PWR Ground pin for SRC outputs and logic.  OUT  SRC1C  OUT  OUT  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  SRC1C  OUT  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs.	29	VDDSRC	PWR	3.3V power for the SRC outputs and logic
SRC0C  OUT  external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  PWR Ground pin for SRC outputs and logic.  OUT  SRC1C  OUT  OUT  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  SRC1C  OUT  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs.				To a shall of differential ODO state of These are consistent and state of These are consistent and
SRC1C  OUT  Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  PWR Ground pin for SRC outputs and logic.  OUT  Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs and extern external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRC2C  OUT  Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs.	30	SRC0T	OUT	· · · · · · · · · · · · · · · · · · ·
series resistors and 49.9 ohm shunt resistors are required for termination.  32 GNDSRC PWR Ground pin for SRC outputs and logic.  33 SRC1C OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  34 SRC1T OUT True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  36 SRC2T OUT True clock of differential SRC output. These are current mode outputs.				external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
Series resistors and 49.9 ohm shunt resistors are required for termination.  PWR Ground pin for SRC outputs and logic.  SRC1C  OUT  Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRC2C  OUT  Complementary clock of differential SRC output. These are current mode outputs and external 35 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs.		2022	a=	Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm
32 GNDSRC PWR Ground pin for SRC outputs and logic.  33 SRC1C OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  34 SRC1T OUT True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C OUT Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  36 SRC2T OUT True clock of differential SRC output. These are current mode outputs.	31	SHCUC	الان	
SRC1C  OUT  Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRC2C  OUT  Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs.	32	GNDSRC	PWR	
SRC1T  SRC1T  OUT  series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  OUT  Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs.				
34 SRC1T  OUT  True clock of differential SRC output. These are current mode outputs. These are current mode external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  35 SRC2C  OUT  Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs. These are current mode outputs.	33	SRC1C	OUT	
24 SHC11  25 SRC2C  26 External 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  27 Complementary clock of differential SRC output. These are current mode outputs and external series resistors and 49.9 ohm shunt resistors are required for termination.  26 SRC2T  27 True clock of differential SRC output. These are current mode outputs. These are current mode outputs.				·
external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  SRC2C  OUT  Complementary clock of differential SRC output. These are current mode outputs and extern series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs.	3/	SBC1T	OUT	True clock of differential SRC output. These are current mode outputs. These are current mode outputs and
series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs.	04	611011	001	external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
series resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential SRC output. These are current mode outputs. These are current mode outputs.				Complementary clock of differential SRC output. These are current mode outputs and, external 33 ohm
True clock of differential SRC output. These are current mode outputs. These are current mode	35	SRC2C	OUT	
1 36 1 SBC21 1 OH 1				·
external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.	00	CDCOT	OUT	True clock of differential SRC output. These are current mode outputs. These are current mode outputs and
	30	5RC21	001	external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
27 VDDCDC DWD 20V power for the CDC subside and lamb	07	VDDCDC	DIAC	·
37 VDDSRC PWR 3.3V power for the SRC outputs and logic				
38 AVDD_SRC PWR 3.3V power for the SRC PLL analog circuits				
39 GNDSRC PWR Ground pin for SRC outputs and logic.	39	GNDSRC	PWR	Ground pin for SHU outputs and logic.
	46	IDEE		This pin establishes the reference current for the differential current-mode output pairs. This pin requires a
	40	IHEF	1001	fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard
value.	oxdot			yaiue.

# Pin Descriptions - 64 TSSOP(cont.)

61 62 63 64	CPU3T  VDDCPU SMBDAT		True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.  3.3V power for the CPU outputs and logic  Data pin of SMBUS circuitry, 5V tolerant
62	СРИЗТ		True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
		OUT	True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
61	CFU3C		
	CPU3C	OUT	Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
60	CPU2T	OUT	True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
59	CPU2C	OUT	resistors and 49.9 ohm shunt resistors are required for termination.
58	GINDOPU	1	Ground pin for CPU outputs and logic.  Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
57	VDDCPU GNDCPU		3.3V power for the CPU outputs and logic
56	CPU1T	OUT	and 49.9 ohm shunt resistors are required for termination.
55	CPU1C	OUT	resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
		1	and 49.9 ohm shunt resistors are required for termination.  Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
54	CPU0T	OUT	resistors and 49.9 ohm shunt resistors are required for termination.  True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
53	CPU0C	OUT	Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
52	GNDNS		Ground pin for non-spreading differential outputs and logic.
51	AVDD NS SAS	PWR	3.3V power for the non-spreading SAS/SRC PLL analog circuits.
50	NS_SAS1T	OUT	True clock of differential non-spreading SAS output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
49	NS_SAS1C	OUT	Complementary clock of differential non-spreading SAS output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
48	NS_SAS0T	ОUТ	True clock of differential non-spreading SAS output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
47	NS_SAS0C	OUT	Complementary clock of differentia non-spreading SAS output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
46	GNDNS	PWR	Ground pin for non-spreading differential outputs and logic.
45	VDDNS		3.3V power for the Non-Spreading differential outputs outputs and logic
44	NS_SRC1T	OUT	True clock of differential non-spreading SRC output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
43	NS_SRC1C	OUT	Complementary clock of differential non-spreading SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
42	NS_SRC0T	OUT	True clock of differential non-spreading SRC output. These are current mode outputs. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
	NS_SRC0C	OUT	Complementary clock of differential non-spreading SRC output. These are current mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.

### **Pin Configuration - 64 MLF**



Note: Pins with ^ prefix have internal 120K pullup
Pins with v prefix have internal 120K pulldowm

# **Pin Descriptions - 64 MLF**


PIN #	PIN NAME	TYPE	DESCRIPTION
1	GNDPCI		Ground pin for PCI outputs and logic.
2	VDDPCI		3.3V power for the PCI outputs and logic
	PCI4_2x		3.3V PCI clock output
	PCI3_2x		3.3V PCI clock output
	PCI2_2x		3.3V PCI clock output
6	PCI1_2x		3.3V PCI clock output
7	PCI0_2x		3.3V PCI clock output
8	GNDPCI		Ground pin for PCI outputs and logic.
9	VDDPCI	PWR	3.3V power for the PCI outputs and logic
10	VDD48	PWR	3.3V power for the 48MHz output and logic
			3.3V 48MHz output/ 3.3V tolerant CPU frequency select latched input pin. See VilFS and VihFS values for
11	^48M_2x/100M_133M#	I/O	thresholds. This pin has a weak (~120Kom) internal pull up.
			1 = 100MHz, 0 = 133MHz operating frequency
12	GND48	PWR	Ground pin for 48MHz output and logic.
	GND96		Ground pin for DOT96 output and logic.
			True clock of differential 96MHz output. These are current mode outputs. These are current mode outputs
14	DOT96T	OUT	and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
			Complementary clock of differential 96MHz output. These are current mode outputs and external 33 ohm
15	DOT96C	OUT	series resistors and 49.9 ohm shunt resistors are required for termination.
16	AVDD96	PWR	3.3V power for the 48/96MHz PLL and the 96MHz output and logic
16	AADD96	FVVN	TEST_MODE is a real time input to select between Hi-Z and REF/N divider mode while in test mode. Refer to
17	TEST_MODE	IN	
			Test Clarification Table.  CKPWRGD# is an active low input used to sample latched inputs and allow the device to Power Up. PD is an
40	OKDWDOD #/DD		· · · · · · · · · · · · · · · · · · ·
18	CKPWRGD#/PD	IN	asynchronous active high input pin used to put the device into a low power state. The internal clocks and PLLs
			are stopped.
19	VDDSRC	PWR	3.3V power for the SRC outputs and logic
			True clock of differential SRC output. These are current mode outputs. These are current mode outputs and
20	SRC0T	OUT	external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
			·
21	SRC0C	OUT	Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm
			series resistors and 49.9 ohm shunt resistors are required for termination.
22	GNDSRC	PWR	Ground pin for SRC outputs and logic.
23	SRC1C	OUT	Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series
20	311010	001	resistors and 49.9 ohm shunt resistors are required for termination.
24	SRC1T	OUT	True clock of differential SRC output. These are current mode outputs. These are current mode outputs and
24	SHCTI	001	external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
25	SRC2C	OUT	Complementary clock of differential SRC output. These are current mode outputs and external 33 ohm series
25	3h020	001	resistors and 49.9 ohm shunt resistors are required for termination.
00	CDCOT	OUT	True clock of differential SRC output. These are current mode outputs. These are current mode outputs and
26	SRC2T	OUT	external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
27	VDDSRC	PWR	3.3V power for the SRC outputs and logic
28	AVDD SRC		3.3V power for the SRC PLL analog circuits
29	GNDSRC		Ground pin for SRC outputs and logic.
			This pin establishes the reference current for the differential current-mode output pairs. This pin requires a
30	IREF	OUT	fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard
			value.
			Complementary clock of differential non-spreading SRC output. These are current mode outputs and external
31	NS_SRC0C	OUT	33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
			33 offin Series resistors and 43.3 offin Shark resistors are required for termination.
20	NE EDCOT	OUT	True clock of differential non-spreading SRC output. These are current mode outputs. These are current
32	NS_SRC0T	001	mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
		<del>                                     </del>	Complementary clock of differential non-spreading SRC output. These are current mode outputs and external
33	NS_SRC1C	OUT	· · · · · · · · · · · · · · · · · · ·
	-	1	33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
	NO OBOIT	O: :-	True clock of differential non-spreading SRC output. These are current mode outputs. These are current
34	NS_SRC1T	OUT	mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
	l	<u> </u>	

# Pin Descriptions - 64 MLF (cont).

35	VDDNS	PWR	3.3V power for the Non-Spreading differential outputs outputs and logic
36	GNDNS		Ground pin for non-spreading differential outputs and logic.
07	NO CACOO	OUT	Complementary clock of differentia non-spreading SAS output. These are current mode outputs and external
37	NS_SAS0C	001	33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
			True clock of differential non-spreading SAS output. These are current mode outputs. These are current
38	38 NS_SASOT		mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
			·
39	NS SAS1C	оит	Complementary clock of differential non-spreading SAS output. These are current mode outputs and external
		00.	33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
40	NO OAGUT		True clock of differential non-spreading SAS output. These are current mode outputs. These are current
40	NS_SAS1T	OUT	mode outputs and external 33 ohm series resistors and 49.9 ohm shunt resistors are required for termination.
41	AVDD NS SAS	DWD	·
	GNDNS		3.3V power for the non-spreading SAS/SRC PLL analog circuits.  Ground pin for non-spreading differential outputs and logic.
42	GNDINS		Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
43	CPU0C	OUT	resistors and 49.9 ohm shunt resistors are required for termination.
<del></del>			True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
44	CPU0T	OUT	and 49.9 ohm shunt resistors are required for termination.
<b></b>			Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
45	CPU1C	OUT	resistors and 49.9 ohm shunt resistors are required for termination.
<del></del>		<b>-</b>	True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
46	CPU1T	OUT	and 49.9 ohm shunt resistors are required for termination.
47	VDDCPU	DWD	3.3V power for the CPU outputs and logic
	GNDCPU		Ground pin for CPU outputs and logic.
40	GNDCI O		Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
49	CPU2C	OUT	resistors and 49.9 ohm shunt resistors are required for termination.
			True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
50	CPU2T	OUT	and 49.9 ohm shunt resistors are required for termination.
			Complementary clock of differential CPU output. These are current mode outputs and external 33 ohm series
51	CPU3C	OUT	resistors and 49.9 ohm shunt resistors are required for termination.
<u> </u>			True clock of differential CPU output. These are current mode outputs and external 33 ohm series resistors
52	CPU3T	OUT	and 49.9 ohm shunt resistors are required for termination.
53	VDDCPU	PWR	3.3V power for the CPU outputs and logic
	SMBDAT	I/O	Data pin of SMBUS circuitry, 5V tolerant
	SMBCLK	IN	Clock pin of SMBUS circuitry, 5V tolerant
	GND14	PWR	Ground pin for 14MHz output and logic.
	AVDD14		Analog power pin for 14MHz PLL
58	VDD14		Power pin for 14MHz output and logic
50	VDEE14 0V/TECT OF	I/O	14.318 MHz reference clock. 3X drive strength as default / TEST_SEL latched input to enable test mode. Refer
59	vREF14_3x/TEST_SEL	1/0	to Test Clarification Table. This pin has a weak (~120Kohm) internal pull down.
60	GND14	PWR	Ground pin for 14MHz output and logic.
61	GNDXTAL	PWR	Ground pin for Crystal Oscillator.
	X1_25		Crystal input, Nominally 25.00MHz.
63	X2_25	OUT	Crystal output, Nominally 25.00MHz.
64	VDDXTAL	PWR	3.3V power for the crystal oscillator.


### **Test Loads and Recommended Terminations**

932SQ420 Differential Test Loads



#### **Differential Output Termination Table**

DIF Zo (Ω)	Iref (Ω)	Rs (Ω)	Rp (Ω)
100	475	33	50
85	412	27	42.3 or 43.2



#### **Single-ended Output Termination Table**

		Rs Value (for each load)			
Output	Loads	ads $Zo = 50\Omega$ $Zo = 60$			
PCI/USB	1	36 43			
PCI/USB	2	22	33		
REF	1	39	47		
REF	2	27 36			
REF	3	10 20			

### **Electrical Characteristics - Absolute Maximum Ratings**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDDA				4.6	V	1,2
3.3V Logic Supply Voltage	VDD				4.6	٧	1,2
Input Low Voltage	$V_{IL}$		GND-0.5			٧	1
Input High Voltage	$V_{IH}$	Except for SMBus interface			V <sub>DD</sub> +0.5V	٧	1
Input High Voltage	$V_{IHSMB}$	SMBus clock and data pins			5.5V	٧	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Case Temperature	Тс				110	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **DC Electrical Characteristics - Differential Current Mode Outputs**

 $T_A = T_{COM}$ : Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on	1	2.4	4	V/ns	1, 2, 3
Slew rate matching	∆dV/dt	Slew rate matching, Scope averaging on		9	20	%	1, 2, 4
Rise/Fall Time Matching	∆Trf	Rise/fall matching, Scope averaging off			125	ps	1, 8, 9
Voltage High	VHigh	Statistical measurement on single-ended signal using	660	772	850	mV	1
Voltage Low	VLow	oscilloscope math function. (Scope averaging on)	-150	9	150	] ""	1
Max Voltage	Vmax	Measurement on single ended		810	1150	mV	1, 7
Min Voltage	Vmin	signal using absolute value.	-300	-17		IIIV	1, 7
Vswing	Vswing	Scope averaging off	300	1446		mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	351	550	mV	1, 5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		24	140	mV	1, 6

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production. IREF = VDD/(3xR<sub>R</sub>). For R<sub>R</sub> = 475Ω (1%), I<sub>REF</sub> = 2.32mA. I<sub>OH</sub> = 6 x I<sub>REF</sub> and V<sub>OH</sub> = 0.7V @  $Z_O$ =50Ω (100Ω differential impedance).

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of V\_cross\_min/max (V\_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V\_cross\_delta to be smaller than V\_cross absolute.

<sup>&</sup>lt;sup>7</sup> Includes overshoot and undershoot.

<sup>&</sup>lt;sup>8</sup> Measured from single-ended waveform

<sup>&</sup>lt;sup>9</sup> Measured with scope averaging off, using statistics function. Variation is difference between min and max.

# **Electrical Characteristics - Input/Supply/Common Parameters**

 $TA = T_{COM}$ ; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating Temperature	Т <sub>сом</sub>	Commmercial range	0		70	°C	1
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus, low threshold and tri- level inputs	2		V <sub>DD</sub> + 0.3	V	1
Input Low Voltage	$V_{IL}$	Single-ended inputs, except SMBus, low threshold and tri- level inputs	GND - 0.3		0.8	V	1
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND, V_{IN} = VDD$	-5		5	uA	1
Input Current	I <sub>INP</sub>	Single-ended inputs.  V <sub>IN</sub> = 0 V; Inputs with internal pullup resistors  V <sub>IN</sub> = VDD; Inputs with internal pull-down resistors	-200		200	uA	1
Low Threshold Input- High Voltage	$V_{IH\_FS}$	3.3 V +/-5%	0.7		V <sub>DD</sub> + 0.3	٧	1
Low Threshold Input- Low Voltage	$V_{IL_FS}$	3.3 V +/-5%	V <sub>SS</sub> - 0.3		0.35	٧	1
Input Frequency	$F_i$			25.00		MHz	2
Pin Inductance	$L_pin$				7	nΗ	1
	C <sub>IN</sub>	Logic Inputs			5	pF	1
Capacitance	$C_OUT$	Output pin capacitance			5	pF	1
	C <sub>INX</sub>	X1 & X2 pins			5	pF	1
CIk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or deassertion of PD# to 1st clock			1.8	ms	1,2
SS Modulation Frequency	f <sub>M OD IN</sub>	Allowable Frequency (Triangular Modulation)	30	31.500	33	kHz	1
Tdrive_PD#	t <sub>DRVPD</sub>	Differential output enable after PD# de-assertion		200.000	300	us	1,3
Tfall	t <sub>F</sub>	Fall time of control inputs			5	ns	1,2
Trise	$t_R$	Rise time of control inputs			5	ns	1,2
SMBus Input Low Voltage	$V_{ILSMB}$				0.8	>	1
SMBus Input High Voltage	$V_{IHSMB}$		2.1		$V_{\text{DDSMB}}$	>	1
SMBus Output Low Voltage	$V_{OLSMB}$	@ I <sub>PULLUP</sub>			0.4	٧	1
SMBus Sink Current	I <sub>PULLUP</sub>	@ V <sub>OL</sub>	4			mA	1
Nominal Bus Voltage	$V_{DDSMB}$	3V to 5V +/- 10%	2.7		5.5	V	1
SCLK/SDATA Rise Time	t <sub>RSMB</sub>	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1
SCLK/SDATA Fall Time	t <sub>FSMB</sub>	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f <sub>MAXSMB</sub>	Maximum SMBus operating frequency			100	kHz	1

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $<sup>^2 \</sup>text{Control}$  input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

## **AC Electrical Characteristics - Differential Current Mode Outputs**

 $TA = T_{COM}$ ; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	50.1	55	%	1
Skew, Output to Output	t <sub>sk3 SRC</sub>	Across all SRC outputs, $V_T = 50\%$		13.5	50	ps	1
Skew, Output to Output	t <sub>sk3CPU</sub>	Across all CPU outputs, $V_T = 50\%$		43	50	ps	1
Jitter, Cycle to cycle	t.	CPU, SRC, NS_SAS outputs		35	50	ps	1,3
ortier, Cycle to cycle	ι <sub>jcyc-cyc</sub>	DOT96 output		75	250	ps	1,3

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

#### **Electrical Characteristics - Phase Jitter Parameters**

 $T_A = 0 - 70$ °C; Supply Voltage  $V_{DD/}V_{DDA} = 3.3 \text{ V +/-5}\%$ ,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCIe Gen 1		28	86	ps (p-p)	1,2,3,6
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	3	ps (rms)	1,2,6
	t <sub>jphPCleG2</sub>	PCle Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.7	3.1	ps (rms)	1,2,6
	t <sub>jphPCleG3</sub>	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.4	1	ps (rms)	1,2,4,6
Phase Jitter	t <sub>jphQPI_</sub> SMI	QPI & SMI (100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)		0.15	0.5	ps (rms)	1,5,7
		QPI & SMI (100MHz, 8.0Gb/s, 12UI)		0.13	0.3	ps (rms)	1,5,7
		QPI & SMI (100MHz, 9.6Gb/s, 12UI)		0.11	0.2	ps (rms)	1,5,7
	t <sub>jphSAS12G</sub>	SAS12G (Filtered REFCLK Jitter 20KHz to 20MHz.)		0.34	0.4	ps (rms)	1,8,9
	t <sub>jphSAS12G</sub>	SAS 12G		0.70	1.3	ps (rms)	1,5,8

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

 $<sup>^{2}</sup>I_{REF} = V_{DD}/(3xR_{R})$ . For  $R_{R} = 475\Omega$  (1%),  $I_{REF} = 2.32$ mA.  $I_{OH} = 6$  x  $I_{REF}$  and  $V_{OH} = 0.7$ V @  $Z_{O} = 50\Omega$ .

<sup>&</sup>lt;sup>3</sup> Measured from differential waveform

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> Subject to final radification by PCI SIG.

<sup>&</sup>lt;sup>5</sup> Calculated from Intel-supplied Clock Jitter Tool v 1.6.6

<sup>&</sup>lt;sup>6</sup> Applied to SRC outputs

<sup>&</sup>lt;sup>7</sup> Applies to CPU outputs

<sup>&</sup>lt;sup>8</sup> Applies to NS\_SAS, NS\_SRC outputs, Spread Off

<sup>9</sup> Intel calculation from raw phase noise data

#### **Electrical Characteristics - PCI**

 $T_A = 0 - 70$ °C; Supply Voltage  $V_{DD}/V_{DDA} = 3.3 \text{ V } +/-5\%$ ,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Output Impedance	$R_{DSP}$	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω	1
Output High Voltage	$V_{OH}$	$I_{OH} = -1 \text{ mA}$	2.4			V	1
Output Low Voltage	$V_{OL}$	$I_{OL} = 1 \text{ mA}$			0.55	V	1
Output High Current	_	MIN $@V_{OH} = 1.0 \text{ V}$	-33			mΑ	1
Output High Current	I <sub>ОН</sub>	MAX $@V_{OH} = 3.135 \text{ V}$			-33	mΑ	1
Output Low Current	1	MIN $@V_{OL} = 1.95 \text{ V}$	30			mΑ	1
Output Low Current	l <sub>OL</sub>	MAX @ $V_{OL} = 0.4 V$			38	mA	1
Clock High Time	T <sub>HIGH</sub>	1.5V	12			ns	1
Clock Low Time	$T_LOW$	1.5V	12			ns	1
Edge Rate	t <sub>sle wr/f</sub>	Rising/Falling edge rate	1	1.8	4	V/ns	1,2
Duty Cycle	d <sub>t1</sub>	$V_{T} = 1.5 V$	45	50.5	55	%	1
Group Skew	t <sub>skew</sub>	$V_T = 1.5 V$		294	500	ps	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	$V_T = 1.5 \text{ V}$		108	500	ps	1

See "Single-ended Test Loads Page" for termination circuits

#### **Electrical Characteristics - 48MHz**

 $T_A = 0 - 70^{\circ}C$ ; Supply Voltage  $V_{DD}/V_{DDA} = 3.3 \text{ V +/-5\%}$ ,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Output Impedance	$R_{DSP}$	$V_{O} = V_{DD}^{*}(0.5)$	20		60	Ω	1
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -1 \text{ mA}$	2.4			V	1
Output Low Voltage	$V_{OL}$	$I_{OL} = 1 \text{ mA}$			0.55	V	1
Output High Current	ı	MIN $@V_{OH} = 1.0 \text{ V}$	-29			mΑ	1
Output High Current	I <sub>ОН</sub>	MAX $@V_{OH} = 3.135 \text{ V}$			-33	mΑ	1
Output Low Current	1	MIN $@V_{OL} = 1.95 \text{ V}$	29			mΑ	1
Output Low Current	I <sub>OL</sub>	MAX @ $V_{OL} = 0.4 V$			27	mA	1
Clock High Time	T <sub>HIGH</sub>	1.5V	8.094		10.036	ns	1
Clock Low Time	$T_LOW$	1.5V	7.694		9.836	ns	1
Edge Rate	t <sub>slewr/f_USB</sub>	Rising/Falling edge rate	1	1.5	2	V/ns	1,2
Duty Cycle	d <sub>t1</sub>	$V_{T} = 1.5 V$	45	51	55	%	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	$V_{T} = 1.5 \text{ V}$		109	350	ps	1

See "Single-ended Test Loads Page" for termination circuits

# **Electrical Characteristics - Current Consumption**

 $TA = T_{COM}$ ; Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I <sub>DD3.3OP</sub>	All outputs active @100MHz, C <sub>L</sub> = Full load;		380	400	mA	1
Powerdown Current	I <sub>DD3.3PDZ</sub>	All differential pairs tri-stated		16	20	mA	1

Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $<sup>^{2}\,\</sup>mathrm{Measured}$  between 0.8V and 2.0V

 $<sup>^1\</sup>mbox{Guaranteed}$  by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>Measured between 0.8V and 2.0V

### **Electrical Characteristics - REF**

 $T_A = 0 - 70$ °C; Supply Voltage  $V_{DD}/V_{DDA} = 3.3 \text{ V } +/-5\%$ ,

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
Output Impedance	$R_{DSP}$	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω	1
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	2.4			V	1
Output Low Voltage	$V_{OL}$	$I_{OL} = 1 \text{ mA}$			0.55	V	1
Output High Current	ı	MIN $@V_{OH} = 1.0 \text{ V}$	-33			mA	1
Output High Current	I <sub>ОН</sub>	MAX $@V_{OH} = 3.135 \text{ V}$			-33	mA	1
Output Low Current		MIN $@V_{OL} = 1.95 \text{ V}$	30			mA	1
Output Low Guiterit	I <sub>OL</sub>	MAX @ $V_{OL} = 0.4 V$			38	mA	1
Clock High Time	$T_{HIGH}$	1.5V	27.5			ns	1
Clock Low Time	$T_LOW$	1.5V	27.5			ns	1
Edge Rate	t <sub>sle wr/f</sub>	Rising/Falling edge rate	1	1.9	4	V/ns	1,2
Duty Cycle	d <sub>t1</sub>	V <sub>T</sub> = 1.5 V	45	50.5	55	%	1
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	V <sub>T</sub> = 1.5 V		75	1000	ps	1

See "Single-ended Test Loads Page" for termination circuits

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured between 0.8V and 2.0V

### **Clock AC Tolerances**

	CPU	SRC, NS_SAS, NS_SRC	PCI	DOT96	48MHz	REF	
PPM tolerance	100	100	100	100	100	100	ppm
Cycle to Cycle Jitter	50	50	500	250	350	1000	ps
Spread	-0.50%	-0.50%	-0.50%	0	0.00%	0.00%	%

# **Clock Periods – Outputs with Spread Spectrum Disabled**

				М	easurement Wi	ndow				
	Center	1 Clock	1 us	0.1s	0.1s	0.1s	1us	1 Clock	1	
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
OBLI	100.00000	9.94900		9.99900	10.00000	10.00100	HUX	10.05100	ns	1,2
CPU	133.33333	7.44925		7.49925	7.50000	7.50075		7.55075	ns	1,2
SRC, NS_SAS, NS_SRC	100.00000	9.94900		9.99900	10.00000	10.00100		10.05100	ns	1.0
PCI	33.33333	29.49700		29.99700	30.00000	30.00300		30.50300	ns	1,2 1,2
DOT96	96.00000	10.16563		10.41563	10.41667	10.41771		10.66771	ns	1,2
48MHz	48.00000	20.48125		20.83125	20.83333	20.83542		21.18542	ns	1,2
REF	14.31818	69.78429		69.83429	69.84128	69.84826		69.89826	ns	1,2

# **Clock Periods – Outputs with Spread Spectrum Enabled**

				M	easurement Wi	ndow				
	Center	1 Clock	1 us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC ON	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
CPU	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2
CFO	133.00	7.44930	7.49930	7.51805	7.51880	7.51955	7.53830	7.58830	ns	1,2
PCI	33.25	29.49718	29.99718	30.07218	30.07519	30.07820	30.15320	30.65320	ns	1,2
SRC	99.75	9.94906	9.99906	10.02406	10.02506	10.02607	10.05107	10.10107	ns	1,2

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the REF output is tuned to exactly 14.31818MHz.

#### **General SMBus Serial Interface Information**

#### **How to Write**

- · Controller (host) sends a start bit
- · Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Block Write Operation										
Controll	er (Host)		IDT (Slave/Receiver)								
Т	starT bit										
Slave A	Address										
WR	WRite										
			ACK								
Beginning	Byte = N										
			ACK								
Data Byte	Count = X										
			ACK								
Beginnin	g Byte N										
			ACK								
0		×									
0		X Byte	0								
0		æ	0								
			0								
Byte N	+ X - 1										
			ACK								
Р	stoP bit										

SMBus write address = D2 hex

SMBus read address = D3 hex

#### **How to Read**

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block F	peration	
Cor	ntroller (Host)		IDT (Slave/Receiver)
Т	starT bit		
SI	ave Address		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
RT	Repeat starT		
SI	ave Address		
RD	ReaD		
			ACK
	•		Data Byte Count=X
	ACK		
			Beginning Byte N
	ACK		
		ē	0
	0	X Byte	0
	0	×	0
	0		
			Byte N + X - 1
N	Not acknowledge		
Р	stoP bit		

SMB us Table: Output Enable Register

Byte	0 Pin#	Name	Control Function	Type	0	1	Default
Bit 7	24/25	DOT96 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 6	50/49	NS_SAS1 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 5	48/47	NS_SAS0 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 4	44/43	NS_SRC1 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 3	42/41	NS_SRC0 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 2	36/35	SRC2 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 1	34/33	SRC1 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 0	30/31	SRC0 Enable	Output Enable	RW	Disable-Hi-Z	Enable	1

SMBus Table: Output Enable Register

Byte	e 1 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	5	REF14_3x Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 6			RESERVED				0
Bit 5			RESERVED				0
Bit 4	62/61	CPU3	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 3	60/59	CPU2	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 2	56/55	CPU1	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 1	54/53	CPU0	Output Enable	RW	Disable-Hi-Z	Enable	1
Bit 0	CPU/SRC/ PCI	Spread Spectrum Enable	Spread Off/On	RW	Spread Off	Spread On	0

SMBus Table: Output Enable Register

Byte	2 Pin #	Name	Control Function	Type	0	1	Default
Bit 7			RESERVED				0
Bit 6			RESERVED				0
Bit 5	13	PCI4 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 4	14	PCI3 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 3	15	PCI2 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 2	16	PCI1 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 1	17	PCI0 Enable	Output Enable	RW	Disable-Low	Enable	1
Bit 0	21	48MHz Enable	Output Enable	RW	Disable-Low	Enable	1

SMBus Table: Reserved

Byte	9 3	Pin #	Name	Control Function	Type	0	1	Default
Bit 7				RESERVED				0
Bit 6				RESERVED				0
Bit 5				RESERVED				0
Bit 4				RESERVED				0
Bit 3				RESERVED				0
Bit 2				RESERVED				0
Bit 1				RESERVED				0
Bit 0				RESERVED				0

SMBus Table: Reserved

Byte	e 4	Pin #	Name	Control Function	Type	0	1	Default
Bit 7				RESERVED				0
Bit 6				RESERVED				0
Bit 5				RESERVED				0
Bit 4				RESERVED				0
Bit 3				RESERVED				0
Bit 2				RESERVED				0
Bit 1				RESERVED				0
Bit 0				RESERVED				0

#### SMB us Table: Reserved

Byte 5	Pin #	Name	Control Function	Type	0	1	Default
Bit 7			RESERVED				0
Bit 6			RESERVED				0
Bit 5			RESERVED				0
Bit 4	-	FS4	Freq. Sel 4	RW			0
Bit 3		FS3	Freq. Sel 3	RW	Soo NS S/	AS/NS SRC	1
Bit 2	-	FS2	Freq. Sel 2	RW	_	_	1
Bit 1	-	FS1	Freq. Sel 1	RW	Frequen	cy Table.	1
Bit 0	-	FS0	Freq. Sel 0	RW			1

SMB us Table: Test Mode and CPU/SRC/PCI Frequency Select Register

Byte	e 6 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	1	Test Mode	Test Mode Type		Hi-Z	REF/N	0
Bit 6	-	Test Select	Select Test Mode	RW	Disable	Enable	0
Bit 5	-		RESERVED				0
Bit 4	-	100M_133M# (See note)	Frequency Select	R	133MHz	100MHz	Latch
Bit 3	-	FS3	Freq. Sel 3	RW			1
Bit 2	-	FS2	Freq. Sel 2	RW	See CPU/SRC/	PCI Frequency	0
Bit 1	-	FS1	Freq. Sel 1	RW	Select Table		0
Bit 0	-	FS0	Freq. Sel 0	RW			0

Note: Internal Pull up on  $100M_133M\#$  pin will result in default CPU frequency of 100~MHz.

SMBus Table: Vendor & Revision ID Register

Byte	7 Pir	n #	Name	Control Function	Type	0	1	Default
Bit 7	-		RID3		R	0011 for D rev		0
Bit 6	-		RID2	REVISION ID	R			0
Bit 5	-		RID1	HEVIOION ID	R			1
Bit 4	-		RID0		R			1
Bit 3	-		VID3		R			0
Bit 2	-		VID2	VENDOR ID	R	0001 for	ICC/IDT	0
Bit 1	-		VID1	VENDORID	R	0001101	103/101	0
Bit 0	-		VID0		R	]		1

SMBus Table: Byte Count Register

Byte	8 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	BC7		RW			0
Bit 6		BC6		RW	Writing to this register will configure how many bytes will be read back, default is A		0
Bit 5	-	BC5		RW			0
Bit 4		BC4	Byte Count	RW			0
Bit 3	-	BC3	Programming b (7:0)	RW		•	1
Bit 2	1	BC2		RW	bytes. (0 to 9		0
Bit 1	-	BC1		RW			1
Bit 0	-	BC0		RW			0

SMB us Table: Device ID Register

Byte 9	Pin #	Name	Control Function	Type	0	1	Default
Bit 7		DID7		R	-	-	0
Bit 6		DID6		R	-	-	0
Bit 5		DID5		R	-	-	0
Bit 4		DID4	Device ID	R	-	-	1
Bit 3		DID3	(17 hex)	R	-	-	0
Bit 2		DID2		R	-	-	1
Bit 1		DID1		R	-	-	1
Bit 0		DID0		R	•	-	1

### **CPU/SRC/PCI Frequency Selection Table**

Line	Byte 1, Bit 0 Spread Enable	Byte6 Bit3 FS3	Byte6 Bit2 FS2	Byte6 Bit1 FS1	Byte6 Bit0 FS0	CPU Speed for 100MHz	CPU Speed for 133MHz	SRC (MHz)	PCI (MHz)	Spread %
0	0	0	0	0	0	89.97	119.97	89.97	29.99	
1	0	0	0	0	1	91.28	121.70	91.28	30.43	
2	0	0	0	1	0	92.58	123.44	92.58	30.86	
3	0	0	0	1	1	93.75	125.00	93.75	31.25	
4	0	0	1	0	0	95.05	126.73	95.05	31.68	
5	0	0	1	0	1	96.22	128.30	96.22	32.07	
6	0	0	1	1	0	97.53	130.03	97.53	32.51	
7	0	0	1	1	1	98.83	131.77	98.83	32.94	0%
8	0	1	0	0	0	100.00	133.33	100.00	33.33	0 70
9	0	1	0	0	1	101.30	135.07	101.30	33.77	
10	0	1	0	1	0	102.47	136.63	102.47	34.16	
11	0	1	0	1	1	103.78	138.37	103.78	34.59	
12	0	1	1	0	0	105.08	140.10	105.08	35.03	
13	0	1	1	0	1	106.25	141.67	106.25	35.42	
14	0	1	1	1	0	107.55	143.40	107.55	35.85	
15	0	1	1	1	1	110.03	146.70	110.03	36.68	
16	1	0	0	0	0	89.97	119.97	89.97	29.99	
17	1	0	0	0	1	91.28	121.70	91.28	30.43	
18	1	0	0	1	0	92.58	123.44	92.58	30.86	
19	1	0	0	1	1	93.75	125.00	93.75	31.25	
20	1	0	1	0	0	95.05	126.73	95.05	31.68	
21	1	0	1	0	1	96.22	128.30	96.22	32.07	
22	1	0	1	1	0	97.53	130.03	97.53	32.51	
23	1	0	1	1	1	98.83	131.77	98.83	32.94	-0.5%
24	1	1	0	0	0	100.00	133.33	100.00	33.33	-0.570
25	1	1	0	0	1	101.30	135.07	101.30	33.77	
26	1	1	0	1	0	102.47	136.63	102.47	34.16	
27	1	1	0	1	1	103.78	138.37	103.78	34.59	
28	1	1	1	0	0	105.08	140.10	105.08	35.03	
29	1	1	1	0	1	106.25	141.67	106.25	35.42	
30	1	1	1	1	0	107.55	143.40	107.55	35.85	
31	1	1	1	1	1	110.03	146.70	110.03	36.68	

**NS\_SAS Margining Table** 


	Byte5	Byte5	Byte5	Byte5	Byte5	
	Bit4	Bit3	Bit2	Bit1	Bit0	NS_xxx
Line	FS4	FS3	FS2	FS1	FS0	(MHz)
0	0	0	0	0	0	58.33
1	0	0	0	0	1	61.11
2	0	0	0	1	0	63.89
3	0	0	0	1	1	66.67
4	0	0	1	0	0	69.44
5	0	0	1	0	1	72.22
6	0	0	1	1	0	75.00
7	0	0	1	1	1	77.78
8	0	1	0	0	0	80.56
9	0	1	0	0	1	83.33
10	0	1	0	1	0	86.11
11	0	1	0	1	1	88.89
12	0	1	1	0	0	91.67
13	0	1	1	0	1	94.44
14	0	1	1	1	0	97.22
15	0	1	1	1	1	100.00
16	1	0	0	0	0	102.78
17	1	0	0	0	1	105.56
18	1	0	0	1	0	108.33
19	1	0	0	1	1	111.11
20	1	0	1	0	0	113.89
21	1	0	1	0	1	116.67
22	1	0	1	1	0	119.44
23	1	0	1	1	1	122.22
24	1	1	0	0	0	125.00
25	1	1	0	0	1	127.78
26	1	1	0	1	0	130.56
27	1	1	0	1	1	133.33
28	1	1	1	0	0	136.11
29	1	1	1	0	1	138.89
30	1	1	1	1	0	141.67
31	1	1	1	1	1	144.44


NOTE: Operation at other than the default entry is not guaranteed. These values are for margining purposes only.

DIF Reference Clock					
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure		
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1		
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1		
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1		
Rs	33	ohm	1		
Rt	49.9	ohm	1		

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector		
L4 length, route as coupled microstrip 100ohm differential trace 0.25 to	max inch	2
L4 length, route as coupled stripline 100ohm differential trace 0.225 m	to 12.6 max inch	2






	Alternative Termination for LVDS and other Common Differential Signals (figure 3)						
Vdiff	Vp-p	Vcm	R1	R2	R3	R4	Note
0.45v	0.22v	1.08	33	150	100	100	
0.58	0.28	0.6	33	78.7	137	100	
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible
0.60	0.3	1.2	33	174	140	100	Standard LVDS

R1a = R1b = R1 R2a = R2b = R2



Cable Connected AC Coupled Application (figure 4)				
Component	Value	Note		
R5a, R5b	8.2K 5%			
R6a, R6b	1K 5%			
Сс	0.1 μF			
Vcm	0.350 volts			



### **Test Clarification Table**

Comments	H	HW		SW	
	TEST_SEL HW PIN	TEST_MODE HW PIN	TEST ENTRY BIT B6b6	REF/N or HI-Z B6b7	OUTPUT
	0	X	0	Χ	NORMAL
Power-up w/ TEST_SEL = 1 (>2.0V) to enter test mode.	1	0	Χ	0	HI-Z
Cycle power to disable test mode.	1	0	Χ	1	REF/N
	1	1	Χ	0	REF/N
	1	1	X	1	REF/N
If TEST_SEL HW pin is 0 during power-up,	0	Χ	1	0	HI-Z
test mode can be selected through B6b6. If test mode is selected by B6b6, then B6b7 is used to select HI-Z or REF/N. TEST_Mode pin is not used. Cycle power to disable test mode.	0	x	1	1	REF/N


B6b6: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION)

B6b7: 1= REF/N, Default = 0 (HI-Z)

### **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{\sf JA}$	Still air		68.2		°C/W
Ambient	$\theta_{\sf JA}$	1 m/s air flow		63.3		°C/W
	$\theta_{\sf JA}$	2 m/s air flow		59.6		°C/W
Thermal Resistance Junction to Case	$\theta_{\sf JC}$			32.5		°C/W
Thermal Resistance Junction to Board	$\theta_{\sf JB}$			51.5		°C/W

# Package Outline and Package Dimensions (64-pin TSSOP)



	6.10 mm. Bo (240 mil)	ody, 0.50 mm. (20 mil)	Pitch TSSOP		
SYMBOL	0.1512720111111111111111111111111111111111	meters IMENSIONS	In Inches COMMON DIMENSIONS		
OTNIDOL	MIN	MAX	MIN	MAX	
Α	-	1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VAF	SEE VARIATIONS		RIATIONS	
E	8.10 E	BASIC	0.319	BASIC	
E1	6.00	6.20	.236	.244	
е	0.50 E	BASIC	0.020	BASIC	
L	0.45	0.75	.018	.030	
N	SEE VAF	RIATIONS	SEE VAI	RIATIONS	
α	0°	8°	0°	8°	
aaa	-	0.10		.004	


#### **VARIATIONS**

N	Dn	nm.	D (inch)		
	MIN	MAX	MIN	MAX	
64	16.90	17.10	.665	.673	

Reference Doc.: JEDEC Publication 95, MO-153


10-0039

## Package Outline and Package Dimensions (64-pin MLF)




#### NOTES:


- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- 4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC PUBLICATION 95 SPP-002. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION 5 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- 8 CORNER LEAD CHAMFERS ARE APPLIED TO MAINTAIN MINIMUM CORNER LEAD SPACING (8 PLACES).




DETAIL B CORNER LEAD CHAMFER DETAILS Æ



## Package Outline and Package Dimensions, cont. (64-pin MLF)



DIMENSIONS					
PACKAGE	64l	9.0×9.0	0.50		
REF.	MIN.	NDM.	MAX.		
Α	0.80	0.90	1.00		
b	0.18	0.25	0.30		
D		9.00 BSC			
D2	6.0	6.15	6.25		
E		9.00 BSC			
E2	6.0	6.15	6.25		
e		0.50 BSC.			
L	0.30	0.40	0.50		
N		64			
ND		16			
NE		16			
k	0.20				




S M B	COMMO	N - F		
	MIN.	N□M.	MAX.	E
A1	0	0.02	0.05	
АЗ	-	0.20 REF.	-	
×	b/2	-	-	
TOL	TOLERANCES OF FORM AND POSIT			
bbb		0.10		
ccc	0.10			
dold		0.05		


#### NOTES:

- 1, ALL DIMENSION ARE IN mm, ANGLES IN DEGREES,
- 2, TOP DOWN VIEW, AS VIEWED ON PCB,
- 3. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
- 4. LAND PATTERN RECOMMENDATION PER IPC-7351B LP CALCULATOR.

### **Marking Diagram (TSSOP)**



## Marking Diagram (MLF)



#### Notes:

- 1. 'LOT' denotes lot number.
- 2. 'YYWW' is the date code.
- 3. 'COO' denotes country of origin.
- 4. 'L' or 'LF' denotes RoHS compliant package.

## **Ordering Information**

Part / Order Number	Shipping Packaging	Package	Temperature
932SQ420DGLF	Tubes	64-pin TSSOP	0 to +70° C
932SQ420DGLFT	Tape and Reel	64-pin TSSOP	0 to +70° C
932SQ420DKLF	Tray	64-pin MLF	0 to +70° C
932SQ420DKLFT	Tape and Reel	64-pin MLF	0 to +70° C

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration, RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

<sup>&</sup>quot;D" is the device revision designator (will not correlate with the datasheet revision).

# **Revision History**

Rev.	Issue Date	Who	Description	Page #
Α	9/20/2010	RDW	Minor typo corrections	Various
В	3/1/2011	RDW	Added rise/fall variation to DC Electrical Characteristics Table	9
С	3/9/2011	RDW	Corrected Line 0 of NS_SAS Margining Table.	19
D	4/28/2011	RDW	Corrected MLF packaging pin description. Pin 37 was missing.	7
			Updated Power Down Functionality table to clarify functionality of single-	
Е	7/26/2011	RDW	ended outputs in power down.	2
			Added "Case Temperature" spec to Abs Max ratings	
F	9/20/2011	RDW	2. Added Thermal Characteristics	Various
			Updated Phase Jitter Table to correct typo in "Conditions" column for	11, 23,
G	12/8/2011	RDW		24
			2. Mark Spec Added.	'
ΙнΙ	4/18/2012	RDW	1. Updated Rp values on Output Terminations Table from 43.2 ohms to	8
	-7, 10, 2012	11044	42.2 or 43.2 ohms to be consistent with Intel.	3
J	1/7/2015	DC	Updated package drawing and dimensions from PUNCH to SAWN	Various
	1/7/2010		version.	v arious

## Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp pcclockhelp@idt.com

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com

