

# BCM<sup>®</sup> Bus Converter

BCM48Bx096y240A00



DESCRIPTION

# ROHS C NETL US

# Fixed Ratio DC-DC Converter

The VI Chip<sup>®</sup> bus converter is a high efficiency (>95%) Sine

primary bus to deliver an isolated, ratiometric output from

Amplitude Converter<sup>™</sup> (SAC<sup>™</sup>) operating from a 38 to 55 Vdc

7.6 to 11.0 output. The Sine Amplitude Converter offers a low AC impedance beyond the bandwidth of most downstream

regulators; therefore capacitance normally at the load can be

transformation ratio of the BCM48BF096T240A00 is 1/5, the

capacitance value can be reduced by a factor of 41x, resulting

The BCM48BF096T240A00 is provided in a VI Chip package

compatible with standard pick-and-place and surface mount

assembly processes. The co-molded VI Chip package provides enhanced thermal management due to a large thermal

conversion efficiency of the BCM48BF096T240A00 increases overall system efficiency and lowers operating costs compared

interface area and superior thermal conductivity. The high

to conventional approaches.

PART NUMBERING

in savings of board area, materials and total system cost.

located at the input to the Sine Amplitude Converter. Since the


# **FEATURES**

- 48 Vdc 9.6 Vdc 240 W Bus Converter
- High efficiency (>95%) reduces system power consumption
- High power density (>817 W/in<sup>3</sup>) reduces power system footprint by >40%
- Contains built-in protection features:
  - Undervoltage
  - Overvoltage Lockout
  - Overcurrent Protection
  - Short circuit Protection
  - Overtemperature Protection
- Provides enable/disable control, internal temperature monitoring
- Can be paralleled to create multi-kW arrays

# **TYPICAL APPLICATIONS**

- High End Computing Systems
- Automated Test Equipment
- High Density Power Supplies
- Communications Systems

# **TYPICAL APPLICATION**



vicorpower.com 800 927.9474



PART NUMBER				PACKAGE STYLE	PRODUCT GRADE
DCMAOD		_	240 400	$\mathbf{F} = J-Lead$	<b>T</b> = -40° to 125°C
BCM48B	<b>X</b> 096	y	240A00	<b>T</b> = Through hole	<b>M</b> = -55° to 125°C

For Storage and Operating Temperatures see Section 6.0 General Characteristics

# **1.0 ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

	MIN	<u>MAX</u>	<u>UNIT</u>	
+IN to –IN	-1	60	V	Outp
VIN slew rate (operational)	-1	1	V/ <sub>µs</sub>	(< = 1
Isolation voltage, input to output		2250	V	Outp
+OUT to -OUT	-1	16	V	PC to
				TM to

	MIN	<u>MAX</u>	<u>UNIT</u>
Output current transient (< = 10 ms, < = 10% DC)	-3	38	А
Output current average	-2	30	А
PC to –IN	-0.3	20	V
TM to –IN	-0.3	7	V

# **2.0 ELECTRICAL CHARACTERISTICS**

Specifications apply over all line and load conditions unless otherwise noted; Boldface specifications apply over the temperature range of -40°C <  $T_C$  < 100°C (T-Grade); All other specifications are at  $T_C$  = 25°C unless otherwise noted.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT	
POWERTRAIN							
Input voltage range, continuous	V <sub>IN_DC</sub>		38		55	V	
nput voltage range, transient V <sub>IN_TRANS</sub>		Full current or power supported, 50 ms max, 10% duty cycle max	38		55	V	
Quiescent current	Ι <sub>Q</sub>	Disabled, PC Low		2.0	3.0	mA	
V <sub>IN</sub> to V <sub>OUT</sub> time	T <sub>ON1</sub>	V <sub>IN</sub> = 48 V, PC floating	500	560	750	ms	
		V <sub>IN</sub> = 48 V, T <sub>C</sub> = 25°C		4.5	6.0		
No load power dissipation	P <sub>NL</sub>	$V_{IN} = 48 V$	3.5		11.0	W	
	' NL	$V_{IN}$ = 38 V to 55 V, $T_C$ = 25°C			8	vv	
		V <sub>IN</sub> = 38 V to 55 V			12	1	
Inrush current peak	I <sub>INR_P</sub>	Worse case of: V <sub>IN</sub> = 55 V, C <sub>OUT</sub> = 1600 $\mu\text{F},$ R <sub>LOAD</sub> = 376 m $\Omega$		12	19	А	
DC input current	I <sub>IN_DC</sub>	At P <sub>OUT</sub> = 240 W			6.6	А	
Transformation ratio	К	$K = V_{OUT}/V_{IN}$ , at no load		1/5		V/V	
Output power (average)	P <sub>OUT_AVG</sub>				240	W	
Output power (peak)	Роит_рк	10 ms max, Pout_Avg ≤ 240 W			240	W	
Output current (average)	I <sub>OUT_AVG</sub>				25	А	
Output current (peak)	I <sub>OUT_PK</sub>	10 ms max, I <sub>OUT_AVG</sub> ≤ 25 A			38	А	
	η <sub>ΑΜΒ</sub>	V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 25 A; T <sub>C</sub> = 25°C	94.5	95.8			
Efficiency (ambient)		$V_{IN} = 38 \text{ V to } 55 \text{ V}, I_{OUT} = 25 \text{ A}; T_{C} = 25^{\circ}\text{C}$	92.0			%	
		V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 13 A; T <sub>C</sub> = 25°C	93.0	94.9			
Efficiency (hot)	$\eta_{\text{HOT}}$	V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 25 A; T <sub>C</sub> = 100°C	95.0	95.8		%	
Efficiency (over load range)	η <sub>20%</sub>	5 A < I <sub>OUT</sub> < 25 A	82.0			%	
	R <sub>OUT_COLD</sub>	I <sub>OUT</sub> = 25 A, T <sub>C</sub> = -40°C	3.5	5.4	10.0	mΩ	
Output resistance	R <sub>OUT_AMB</sub>	I <sub>OUT</sub> = 25 A, T <sub>C</sub> = 25°C	5.0	7.8	12.0	mΩ	
	R <sub>OUT_HOT</sub>	I <sub>OUT</sub> = 25 A, T <sub>C</sub> = 100°C	6.5	9.2	14.0	mΩ	
Switching frequency	F <sub>SW</sub>		1.50	1.55	1.60	MHz	
Output voltage ripple	V <sub>OUT_PP</sub>	$C_{OUT} = 0$ F, $I_{OUT} = 25$ A, $V_{IN} = 48$ V, 20 MHz BW, Section 10		200	250	mV	
Output inductance (parasitic)	L <sub>OUT_PAR</sub>	Frequency up to 30 MHz, Simulated J-lead model		600		рН	
Output capacitance (internal)	C <sub>OUT_INT</sub>	Effective value at 9.6 V <sub>OUT</sub>		45		μF	
Output capacitance (external)	C <sub>OUT_EXT</sub>		0		1600	μF	



# 2.0 ELECTRICAL CHARACTERISTICS (CONT.)

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	МАХ	UNIT
PROTECTION						
Input overvoltage lockout threshold	V <sub>IN_OVLO+</sub>		55.1	58.5	62	V
Input overvoltage recovery threshold	VIN_OVLO-		55.0	57.2	58	V
Input overvoltage lockout hysteresis	V <sub>IN_OVLO_HYST</sub>			1.2		V
Overvoltage lockout response time	T <sub>OVLO</sub>			8		μs
Fault recovery time	T <sub>AUTO_RESTART</sub>		240	300	380	ms
Input undervoltage lockout threshold	V <sub>IN_UVLO-</sub>		28.5	31.1	37.4	V
Input undervoltage recovery threshold	V <sub>IN_UVLO+</sub>		28.5	33.7	37.4	V
Input undervoltage lockout hysteresis	V <sub>IN_UVLO_HYST</sub>			1.6		V
Undervoltage lockout response time	T <sub>UVLO</sub>			8		μs
Output overcurrent trip threshold	I <sub>OCP</sub>		30	39	55	А
Output overcurrent response time constant	T <sub>OCP</sub>	Effective internal RC filter		3.8		ms
Short circuit protection trip threshold	I <sub>SCP</sub>		63			А
Short circuit protection response time	T <sub>SCP</sub>			1		μs
Thermal shutdown threshold	T <sub>J_OTP</sub>		125			°C




Figure 1 — Safe operating area



## **3.0 SIGNAL CHARACTERISTICS**

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of  $-40^{\circ}C < T_C < 100^{\circ}C$  (T-Grade); All other specifications are at  $T_C = 25^{\circ}C$  unless otherwise noted.


		PRI	MARY CON	ITROL : PC				
the BCM is disat In an array of BC	oled. CM modules, PC pi	e BCM. When held low, ns should be interconnected start up into full load conditior		<ul> <li>PC pin outputs 5 V during normal operatio level drops to 2.5 V during fault mode, pro in the valid range.</li> </ul>				
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT
	Regular	PC voltage	V <sub>PC</sub>		4.7	5.0	5.3	V
	Operation	PC available current	I <sub>PC_OP</sub>		2.0	3.5	5.0	mA
ANALOG	Standby	PC source (current)	I <sub>PC_EN</sub>		50	100		μA
OUTPUT		PC resistance (internal)	R <sub>PC_INT</sub>	Internal pull down resistor	50	150	400	kΩ
	Transition	PC capacitance (internal)	C <sub>PC_INT</sub>	Section 7			1000	pF
	Start Up	PC load resistance	R <sub>PC_S</sub>	To permit regular operation	60			kΩ
	Regular Operation	PC enable threshold	V <sub>PC_EN</sub>		2.0	2.5	3.0	V
DIGITAL	Standby	PC disable duration	T <sub>PC_DIS_T</sub>	Minimum time before attempting re-enable	1			S
INPUT / OUPUT		PC threshold hysteresis	V <sub>PC_HYSTER</sub>			50		mV
	Transition	PC enable to $V_{OUT}$ time	T <sub>ON2</sub>	$V_{IN} = 48 \text{ V}$ for at least $T_{ON1} \text{ ms}$	50	100	150	μs
	in diristicion	PC disable to standby time	T <sub>PC-DIS</sub>			4	10	μs
		PC fault response time	T <sub>FR_PC</sub>	From fault to $PC = 2 V$		100		μs

		TEMP	ERATURE N	IONITOR : TM				
<ul> <li>The TM pin mor within an accura</li> </ul>		emperature of the controller IC		<ul><li>Can be used as a "Power Good" flag the BCM module is operating.</li><li>Is used to drive the internal comparator</li></ul>	,		ire Shute	down.
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT
3		TM voltage range	V <sub>TM</sub>		2.12		4.04	V
	Regular Operation	TM voltage reference	V <sub>TM_AMB</sub>	$T_J$ controller = 27°C	2.95	3.00	3.05	V
		TM available current	I <sub>TM</sub>		100			μA
001101		TM gain	A <sub>TM</sub>			10		mV/°C
		TM voltage ripple	V <sub>TM_PP</sub>	$C_{TM} = 0 \text{ pF}, V_{IN} = 48 \text{ V}, I_{OUT} = 25 \text{ A}$		120	200	mV
	Transition	TM capacitance (external)	C <sub>TM_EXT</sub>				50	pF
DIGITAL		TM fault response time	T <sub>FR_TM</sub>	From fault to $TM = 1.5 V$		10		μs
OUTPUT (FAULT FLAG)	Ctondby	TM voltage	V <sub>TM_DIS</sub>			0		V
	Standby	TM pull down (internal)	R <sub>TM_INT</sub>	Internal pull down resistor	25	40	50	kΩ

#### **RESERVED : RSV**

Reserved for factory use. No connection should be made to this pin.





#### 4.0 TIMING DIAGRAM

BCM<sup>®</sup> Bus Converter Page 5 of 18

**Rev 1.3** 07/2015



# **5.0 APPLICATION CHARACTERISTICS**

The following values, typical of an application environment, are collected at  $T_c = 25^{\circ}C$  unless otherwise noted. See associated figures for general trend data.






Figure 2 — No load power dissipation vs.  $V_{IN}$ 



**Figure 4** — Efficiency and power dissipation at  $T_C = -40^{\circ}C$ 









Figure 3 — Full load efficiency vs. temperature; V<sub>IN</sub>




**Figure 5** — Efficiency and power dissipation at  $T_C = 25^{\circ}C$ 




# BCM48Bx096y240A00




**Figure 8** — V<sub>RIPPLE</sub> vs. I<sub>OUT</sub>; No external C<sub>OUT</sub>. Board mounted module, scope setting : 20 MHz analog BW




**Figure 10** — Start up from application of PC;  $V_{IN}$  pre-applied  $C_{OUT} = 1600 \ \mu F$ 



**Figure 12** — 25 A – 0 A transient response:  $C_{IN} = 330 \ \mu F, \ I_{IN}$  measured prior to  $C_{IN}$ , no external  $C_{OUT}$ 



**Figure 9** — Full load ripple, 330 µF C<sub>IN</sub>; No external C<sub>OUT.</sub> Board mounted module, scope setting : 20 MHz analog BW



**Figure 11** — 0 A– 25 A transient response:  $C_{IN}$  = 330 µF,  $I_{IN}$  measured prior to  $C_{IN}$ , no external  $C_{OUT}$ 





# **6.0 GENERAL CHARACTERISTICS**

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of  $-40^{\circ}C < T_J < 125^{\circ}C$  (T-Grade); All other specifications are at  $T_J = 25^{\circ}C$  unless otherwise noted.

ATTRIBUTE	SYMBOL	<b>CONDITIONS / NOTES</b>	MIN	ТҮР	MAX	UNIT	
MECHANICAL							
Length	L		32.25 / [1.270]	32.50 / [1.280]	32.75 / [1.289]	mm/[in]	
Width	W		21.75 / [0.856]	22.00 / [0.866]	22.25 / [0.876]	mm/[in	
Height	Н		6.48 / [0.255]	6.73 / [0.265]	6.98 / [0.275]	mm/[in	
Volume	Vol	No heat sink		4.81 / [0.294]		cm <sup>3</sup> /[in <sup>3</sup>	
Weight	W			14.5 / [0.512]		g/[oz]	
		Nickel	0.51		2.03		
Lead finish		Palladium	0.02		0.15	μm	
		Gold	0.003		0.051		
THERMAL							
		BCM48BF096T240A00 (T-Grade)	-40		125	°C	
Operating temperature	Tj	BCM48BF096M240A00 (M-Grade)	-55		125	°C	
Thermal resistance	φ <sub>JC</sub>	Isothermal heatsink and isothermal internal PCB		1		°C/W	
Thermal capacity				5		Ws/°C	
ASSEMBLY							
Peak compressive force					6	lbs	
applied to case (Z-axis)		Supported by J-lead only			5.41	lbs/in <sup>2</sup>	
Storage temperature		BCM48BF096T240A00 (T-Grade)	-40		125	°C	
	T <sub>ST</sub>	BCM48BF096M240A00 (M-Grade)	-65		125	°C	
	ESD <sub>HBM</sub>	Human Body Model, "JEDEC JESD 22-A114D.01"Class 1D	1000				
ESD withstand	ESD <sub>CDM</sub>	Charge Device Model, "JEDEC JESD 22-C101-D"	400			V	
SOLDERING							
Peak temperature during reflow		MSL 4 (Datecode 1528 and later)			245	°C	
Peak time above 217°C				60	90	S	
Peak heating rate during reflow				1.5	3	°C/s	
Peak cooling rate post reflow				1.5	6	°C/s	
SAFETY							
Working voltage (IN – OUT)	V <sub>IN_OUT</sub>				60	Vdc	
Isolation voltage (hipot)	V <sub>HIPOT</sub>		2,250			Vdc	
Isolation capacitance	C <sub>IN_OUT</sub>	Unpowered unit	2500	3200	3800	pF	
Isolation resistance	R <sub>IN_OUT</sub>	At 500 Vdc	10			MΩ	
MTBF		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer Profile		3.40		MHrs	
		Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled		5.20		MHrs	
Agency approvals / standards		CTUVus CURus CE Marked for Low Voltage Directive a	ind ROHS recast d	rective as applica	ble		



# 7.0 USING THE CONTROL SIGNALS PC, TM

**Primary Control (PC)** pin can be used to accomplish the following functions:

- Logic enable and disable for module: Once T<sub>on1</sub> time has been satisfied, a PC voltage greater than Vpc\_en will cause the module to start. Bringing PC lower than Vpc\_dis will cause the module to enter standby.
- Auxiliary voltage source: Once enabled in regular operational conditions (no fault), each BCM module PC provides a regulated 5 V, 3.5 mA voltage source.
- Synchronized start up: In an array of parallel modules, PC pins should be connected to synchronize start up across units. This permits the maximum load and capacitance to scale by the number of paralleled modules.
- Output disable: PC pin can be actively pulled down in order to disable the module. Pull down impedance shall be lower than 60  $\Omega$ .
- Fault detection flag: The PC 5 V voltage source is internally turned off as soon as a fault is detected.
- Note that PC can not sink significant current during a fault condition. The PC pin of a faulted module will not cause interconnected PC pins of other modules to be disabled.


**Temperature Monitor (TM)** pin provides a voltage proportional to the absolute temperature of the converter control IC.

It can be used to accomplish the following functions:

- Monitor the control IC temperature: The temperature in Kelvin is equal to the voltage on the TM pin scaled by 100. (i.e.  $3.0 \text{ V} = 300 \text{ K} = 27^{\circ}\text{C}$ ). If a heat sink is applied, TM can be used to protect the system thermally.
- Fault detection flag: The TM voltage source is internally turned off as soon as a fault is detected. For system monitoring purposes microcontroller interface faults are detected on falling edges of TM signal.



#### 8.0 BCM48BF096T240A00 BLOCK DIAGRAM





### 9.0 SINE AMPLITUDE CONVERTER™ POINT OF LOAD CONVERSION




Figure 13 — VI Chip<sup>®</sup> module AC model

The Sine Amplitude Converter (SAC™) uses a high frequency resonant tank to move energy from input to output. (The resonant tank is formed by Cr and leakage inductance Lr in the power transformer windings as shown in the BCM module Block Diagram. See Section 8). The resonant LC tank, operated at high frequency, is amplitude modulated as a function of input voltage and output current. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving power density.

The BCM48BF096T240A00 SAC can be simplified into the preceeding model.

At no load:

$$V_{OUT} = V_{IN} \bullet K \tag{1}$$

K represents the "turns ratio" of the SAC. Rearranging Eq (1):

$$K = \frac{V_{OUT}}{V_{IN}}$$
(2)

In the presence of load,  $V_{OUT}$  is represented by:


$$V_{OUT} = V_{IN} \bullet K - I_{OUT} \bullet R_{OUT}$$
(3)


and  $I_{OUT}$  is represented by:

$$I_{OUT} = \frac{I_{IN} - I_Q}{K}$$
(4)

 $R_{OUT}$  represents the impedance of the SAC, and is a function of the  $R_{DSON}$  of the input and output MOSFETs and the winding resistance of the power transformer.  $I_Q$  represents the quiescent current of the SAC control, gate drive circuitry, and core losses.

The use of DC voltage transformation provides additional interesting attributes. Assuming that  $R_{OUT} = 0 \Omega$  and  $I_Q = 0 A$ , Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with  $V_{IN}$ .





The relationship between  $V_{IN}$  and  $V_{OUT}$  becomes:

$$V_{OUT} = (V_{IN} - I_{IN} \bullet R) \bullet K$$
(5)

Substituting the simplified version of Eq. (4)  $(I_0 \text{ is assumed} = 0 \text{ A})$  into Eq. (5) yields:

$$V_{OUT} = V_{IN} \bullet K - I_{OUT} \bullet R \bullet K^2$$
(6)

This is similar in form to Eq. (3), where  $R_{OUT}$  is used to represent the characteristic impedance of the SAC<sup>TM</sup>. However, in this case a real R on the input side of the SAC is effectively scaled by K<sup>2</sup> with respect to the output.

Assuming that R = 1  $\Omega$ , the effective R as seen from the secondary side is 7.6 m $\Omega$ , with K = 1/5 .

A similar exercise should be performed with the additon of a capacitor or shunt impedance at the input to the SAC. A switch in series with  $V_{\rm IN}$  is added to the circuit. This is depicted in Figure 15.




Figure 15 — Sine Amplitude Converter™ with input capacitor

A change in  $V_{\rm IN}$  with the switch closed would result in a change in capacitor current according to the following equation:

$$I_{C}(t) = C \frac{dV_{IN}}{dt}$$
<sup>(7)</sup>

Assume that with the capacitor charged to  $V_{\rm IN},$  the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_{C} = I_{OUT} \bullet K$$
(8)

substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{OUT} = \frac{C}{K^2} \cdot \frac{dV_{OUT}}{dt}$$
(9)

The equation in terms of the output has yielded a K<sup>2</sup> scaling factor for C, specified in the denominator of the equation. A K factor less than unity results in an effectively larger capacitance on the output when expressed in terms of the input. With a K = 1/5 as shown in Figure 15, C=1  $\mu$ F would appear as C=41  $\mu$ F when viewed from the output.

Low impedance is a key requirement for powering a highcurrent, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, the benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low, i.e. well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the BCM module are:

- No load power dissipation ( $P_{NL}$ ): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (R<sub>OUT</sub>): refers to the power loss across the BCM module modeled as pure resistive impedance.

$$P_{\text{DISSIPATED}} = P_{\text{NL}} + P_{\text{R}_{\text{OUT}}}$$
(10)

Therefore,

$$P_{OUT} = P_{IN} - P_{DISSIPATED} = P_{IN} - P_{NL} - P_{R_{OUT}}$$
(11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{P_{IN} - P_{NL} - P_{R_{OUT}}}{P_{IN}}$$
(12)

$$= \frac{V_{IN} \bullet I_{IN} - P_{NL} - (I_{OUT})^2 \bullet R_{OUT}}{V_{IN} \bullet I_{IN}}$$

$$= 1 - \left(\frac{P_{NL} + (I_{OUT})^2 \bullet R_{OUT}}{V_{IN} \bullet I_{IN}}\right)$$



# **10.0 INPUT AND OUTPUT FILTER DESIGN**

A major advantage of SAC<sup>™</sup> systems versus conventional PWM converters is that the transformers do not require large functional filters. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieve power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

1. Guarantee low source impedance:

To take full advantage of the BCM module's dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5 MHz. The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100 nH, the input should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200 nH, the RC damper may be as high as 1  $\mu$ F in series with 0.3  $\Omega$ . A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

**2.**Further reduce input and/or output voltage ripple without sacrificing dynamic response:

Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the module multiplied by its K factor. This is illustrated in Figures 11 and 12.

**3**. Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and cause failures:

The module input/output voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even during this condition, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it. A criterion for protection is the maximum amount of energy that the input or output switches can tolerate if avalanched.

Total load capacitance at the output of the BCM module shall not exceed the specified maximum. Owing to the wide bandwidth and low output impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the input of the module. At frequencies <500 kHz the module appears as an impedance of  $R_{OUT}$  between the source and load.

Within this frequency range, capacitance at the input appears as effective capacitance on the output per the relationship defined in Eq. 5.

$$C_{OUT} = \frac{C_{IN}}{K^2}$$
 Eq. 6

This enables a reduction in the size and number of capacitors used in a typical system.

# **11.0 THERMAL CONSIDERATIONS**

VI Chip<sup>®</sup> products are multi-chip modules whose temperature distribution varies greatly for each part number as well as with the input / output conditions, thermal management and environmental conditions. Maintaining the top of the BCM48BF096T240A00 case to less than 100°C will keep all junctions within the VI Chip module below 125°C for most applications.

The percent of total heat dissipated through the top surface versus through the J-lead is entirely dependent on the particular mechanical and thermal environment. The heat dissipated through the top surface is typically 60%. The heat dissipated through the J-lead onto the PCB surface is typically 40%. Use 100% top surface dissipation when designing for a conservative cooling solution.

It is not recommended to use a VI Chip module for an extended period of time at full load without proper heat sinking.



# **12.0 CURRENT SHARING**

The performance of the SAC<sup>™</sup> topology is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCM modules of a given part number are connected in an array they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- Apply same input / output filters (if present) to each unit.

For further details see <u>AN:016 Using BCM Bus Converters</u> in <u>High Power Arrays</u>.




Figure 16 — BCM module array

# **13.0 FUSE SELECTION**

In order to provide flexibility in configuring power systems VI Chip<sup>®</sup> modules are not internally fused. Input line fusing of VI Chip products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of BCM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I<sup>2</sup>t
- Recommend fuse: <= 10A Littlefuse Nano<sup>2</sup> Fuse.

# **14.0 REVERSE OPERATION**


BCM<sup>®</sup> modules are capable of reverse power operation. Once the unit is started, energy will be transferred from secondary back to the primary whenever the secondary voltage exceeds VIN • K. The module will continue operation in this fashion for as long as no faults occur.

The BCM48BF096T240A00 has not been qualified for continuous operation in a reverse power condition. Furthermore fault protections which help protect the module in forward operation will not fully protect the module in reverse operation.


Transient operation in reverse is expected in cases where there is significant energy storage on the output and transient voltages appear on the input. Transient reverse power operation of less than 10 ms, 10% duty cycle is permitted and has been qualified to cover these cases.



#### **15.1 J-LEAD PACKAGE MECHANICAL DRAWING**




# **15.2 J-LEAD PACKAGE RECOMMENDED LAND PATTERN**






#### **15.3 THROUGH-HOLE PACKAGE MECHANICAL DRAWING**




### 15.4 THROUGH-HOLE PACKAGE RECOMMENDED LAND PATTERN






### **15.5 RECOMMENDED HEAT SINK PUSH PIN LOCATION**



#### **15.6 BCM MODULE PIN CONFIGURATION**



Designation

A1-E1, A2-E2

A3-D3, A4-D4,

J3-M3, J4-M4 E3-H3, E4-H4,

N3-T3, N4-T4

L1-T1, L2-T2

H1, H2

J1, J2

K1, K2



# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

### **Vicor's Standard Terms and Conditions**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

#### **Product Warranty**

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

# **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

# **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,145,186; 7,166,898; 7,187,263; 7,202,646; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

#### Vicor Corporation

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

