

1.8 V, Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp ADA4051-1/ADA4051-2

FEATURES

Very low supply current: 13 µA typical Low offset voltage: 15 µV maximum Offset voltage drift: 20 nV/°C Single-supply operation: 1.8 V to 5.5 V High PSRR: 110 dB minimum High CMRR: 110 dB minimum Rail-to-rail input/output Unity-gain stable Extended industrial temperature range

APPLICATIONS

Pressure and position sensors Temperature measurements Electronic scales Medical instrumentation Battery-powered equipment Handheld test equipment

PIN CONFIGURATION



GENERAL DESCRIPTION

The ADA4051-1/ADA4051-2 are CMOS, micropower, zerodrift operational amplifiers utilizing an innovative chopping technique. These amplifiers feature rail-to-rail input/output swing and extremely low offset voltage while operating from a 1.8 V to 5.5 V power supply. In addition, these amplifiers offer high power supply rejection ratio (PSRR) and common-mode rejection ratio (CMRR) while operating with a typical supply current of 13 μ A per amplifier. This combination of features makes the ADA4051-1/ADA4051-2 amplifiers ideal choices for battery-powered applications where high precision and low power consumption are important. The ADA4051-1/ADA4051-2 are specified for the extended industrial temperature range of -40°C to +125°C. The ADA4051-1 amplifier is available in 5-lead SOT-23 and 5-lead SC-70 packages. The ADA4051-2 amplifier is available in 8-lead MSOP and 8-lead LFCSP packages.

The ADA4051-1/ADA4051-2 are members of a growing series of zero-drift op amps offered by Analog Devices, Inc. Refer to Table 1 for a list of these devices.

Supply	Low Power, 5 V	5 V	16 V	
Single	AD8538	AD8628	AD8638	
Dual	AD8539	AD8629	AD8639	
Quad		AD8630		

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2009-2010 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features 1	
Applications1	
Pin Configuration1	
General Description1	
Revision History	
Specifications	
Electrical Characteristics—1.8 V Operation	
Electrical Characteristics—5 V Operation	
Absolute Maximum Ratings5	

REVISION HISTORY

1/10—Rev. A to Rev. B

Added ADA4051-1, 5-Lead SC-70 PackageUnivers	al
Added Figure 2; Renumbered Sequentially	1
Changes to Figure 4 and General Description Section	1
Changes to Electrical Characteristics—1.8 V Operation Section	n
and Table 2	3
Changes to Electrical Characteristics—5 V Operation Section	
and Table 3	4
Changes to Table 5	5
Updated Outline Dimensions 1	17
Changes to Ordering Guide 1	8

10/09—Rev. 0 to Rev. A

Added ADA4051-1, 5-Lead SOT-23 Package Universal
Added ADA4051-2, 8-Lead LFCSP PackageUniversal
Changes to the Features and General Description Section,
Added Figure 1 and Figure 31
Moved Electrical Characteristics—1.8 V Operation Section 3
Changes to Offset Voltage Parameter and Supply Current per
Amplifier Parameter, Table 2 3
Moved Electrical Characteristics—5 V Operation Section 4
Changes to Offset Voltage Parameter and Supply Current per
Amplifier Parameter, Table 2 4
Changes to Thermal Resistance Section and Table 5 5
Changes to Figure 22 and Figure 259
Changes to Theory of Operation Section15
Updated Outline Dimensions 17
Changes to Ordering Guide 18

7/09—Revision 0: Initial Version

. 1	Thermal Resistance	5
. 1	Power Sequencing	5
. 1	ESD Caution	5
. 1	Typical Performance Characteristics	6
. 2	Theory of Operation	
. 3	Input Voltage Range	
. 3	Output Phase Reversal	
.4	Outline Dimensions	
. 5	Ordering Guide	
	-	

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—1.8 V OPERATION

 V_{SY} = 1.8 V, V_{CM} = $V_{\text{SY}}/2$ V, T_{A} = 25°C, R_{L} = 100 k Ω to GND, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Мах	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos					
ADA4051-2		$0~V \leq V_{\text{CM}} \leq 1.8~V$		2	15	μV
ADA4051-1		$0~V \leq V_{\text{CM}} \leq 1.8~V$		2	17	μV
Offset Voltage Drift	$\Delta V_{os}/\Delta T$	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$		0.02	0.1	μV/°C
Input Bias Current	IB			5	50	pA
	-	$-40^{\circ}C \le T_A \le +125^{\circ}C$			200	pA
Input Offset Current	los			10	100	pA
	.05	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$			150	pA
Input Voltage Range		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	0		1.8	V
Common-Mode Rejection Ratio	CMRR	$0 V \le V_{CM} \le 1.8 V$	105	125	1.0	dB
common mode nejection natio	Civilia	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	100	125		dB
Large-Signal Voltage Gain	Avo	$R_L = 10 \text{ k}\Omega \text{ to } V_{CM}$	100	130		dB
Large-Signal Voltage Gain	Avo	$0.1 V \le V_{OUT} \le V_{SY} - 0.1 V$	100	150		UD
		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	100			dB
Input Resistance	RIN		100	8		MΩ
Input Resistance, Differential Mode						
				2		рF
Input Capacitance, Common Mode	Сілсм			5		pF
OUTPUT CHARACTERISTICS	.,		4 70 6	1 700		
Output Voltage High	V _{OH}	$R_L = 100 \text{ k}\Omega \text{ to } V_{CM}$	1.796	1.799		V
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	1.79			V
		$R_L = 10 \text{ k}\Omega \text{ to } V_{CM}$	1.76	1.796		V
		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	1.7			V
Output Voltage Low	V _{OL}	$R_L = 100 \text{ k}\Omega \text{ to } V_{CM}$		1	3	mV
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			9	mV
		$R_L = 10 \ k\Omega \ to \ V_{CM}$		3	20	mV
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			40	mV
Short-Circuit Current	lsc	$V_{OUT} = V_{SY} \text{ or } GND$		13		mA
Closed-Loop Output Impedance	Zout	f = 1 kHz, G = 10		1		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$1.8 \text{ V} \leq \text{V}_{\text{SY}} \leq 5.5 \text{ V}$	110	135		dB
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	106			dB
Supply Current per Amplifier	lsy					
ADA4051-2		$V_{OUT} = V_{SY}/2$		13	17	μA
ADA4051-1		$V_{OUT} = V_{SY}/2$		15	18	μA
		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$			20	μA
DYNAMIC PERFORMANCE					20	
Slew Rate	SR+	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}, G = 1$		0.04		V/µs
Siew Nate	SR–	$R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, $G = 1$ $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$, $G = 1$		0.04		V/μs
Cottling Time						
Settling Time	ts	To 0.1%, $V_{IN} = 1 V p-p$, $R_L = 10 k\Omega$, $C_L = 100 pF$		120		μs
Gain Bandwidth Product	GBP	$C_L = 100 \text{ pF}, G = 1$		115		kHz
Phase Margin	Фм	$C_L = 100 \text{ pF}, G = 1$		40		Degrees
Channel Separation	Φ _M CS	$V_{IN} = 1.7 \text{ V}, \text{ f} = 100 \text{ Hz}$		40		dB
NOISE PERFORMANCE		VIN - 1.7 V, I - 100 HZ		140		
		f 0111=to 1011=		1.00		
Voltage Noise	e _n p-p	f = 0.1 Hz to 10 Hz		1.96		μV p-p
Voltage Noise Density	en	f = 1 kHz		95		nV/√Hz
Current Noise Density	İn	f = 1 kHz		100		fA/√Hz

ELECTRICAL CHARACTERISTICS—5 V OPERATION

 V_{SY} = 5.0 V, V_{CM} = $V_{\text{SY}}/2$ V, T_{A} = 25°C, R_{L} = 100 k Ω to GND, unless otherwise noted.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Мах	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos					
ADA4051-2		$0~V \leq V_{CM} \leq 5~V$		2	15	μV
ADA4051-1		$0 \text{ V} \leq V_{\text{CM}} \leq 5 \text{ V}$		2	17	μV
Offset Voltage Drift	$\Delta V_{os}/\Delta T$	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$		0.02	0.1	μV/°C
Input Bias Current	IB			20	70	pА
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			200	pА
Input Offset Current	los			40	100	pА
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			150	pА
Input Voltage Range		$-40^{\circ}C \le T_A \le +125^{\circ}C$	0		5	V
Common-Mode Rejection Ratio	CMRR	$0 V \leq V_{CM} \leq 5 V$	110	135		dB
		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	106			dB
Large-Signal Voltage Gain	Avo	$R_L = 10 \text{ k}\Omega \text{ to } V_{CM}$	115	135		dB
		$0.1 V \le V_{OUT} \le V_{SY} - 0.1 V$				
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	106			dB
Input Resistance	RIN			8		MΩ
Input Capacitance, Differential Mode	CINDM			2		pF
Input Capacitance, Common Mode	CINCM			5		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	$R_L = 100 \text{ k}\Omega \text{ to } V_{CM}$	4.996	4.998		v
		$-40^{\circ}C \le T_A \le +125^{\circ}C$	4.985			V
		$R_L = 10 k\Omega$ to V_{CM}	4.96	4.99		v
		$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	4.9	1.55		v
Output Voltage Low	Vol	$R_L = 100 \text{ k}\Omega \text{ to } V_{CM}$		1	4	mV
output voltage zow	VOL	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$		·	13	mV
		$R_L = 10 \text{ k}\Omega \text{ to } V_{CM}$		9	30	mV
		$-40^{\circ}C \le T_A \le +125^{\circ}C$		9	90	mV
Short-Circuit Current	lsc	$V_{OUT} = V_{SY} \text{ or } GND$		15	50	mA
Closed-Loop Output Impedance		f = 1 kHz, G = 10		15		Ω
POWER SUPPLY	Z _{OUT}	1 – 1 kHz, G – 10		I		12
			110	125		JD
Power Supply Rejection Ratio	PSRR	$1.8 V \le V_{SY} \le 5.5 V$	110	135		dB
Community Community on an America life on		$-40^{\circ}C \le T_A \le +125^{\circ}C$	106			dB
Supply Current per Amplifier	I _{SY}	N N 10		10	47	
ADA4051-2		$V_{OUT} = V_{SY}/2$		13	17	μA
ADA4051-1		$V_{OUT} = V_{SY}/2$		15	18	μA
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			20	μΑ
DYNAMIC PERFORMANCE						
Slew Rate	SR+	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}, G = 1$		0.06		V/µs
	SR–	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}, G = 1$		0.04		V/µs
Settling Time	ts	To 0.1%, $V_{IN} = 1 V p-p$, $R_L = 10 k\Omega$, $C_L = 100 pF$		110		μs
Gain Bandwidth Product	GBP	$C_L = 100 \text{ pF, } G = 1$		125		kHz
Phase Margin	Фм	$C_{L} = 100 \text{ pF}, \text{G} = 1$		40		Degree
Channel Separation	CS	$V_{IN} = 4.99 V$, f = 100 Hz		140		dB
NOISE PERFORMANCE	1	·				
	1			1.96		μV p-p
Voltage Noise	en p-p	f = 0.1 Hz to 10 Hz		1.20		
Voltage Noise Voltage Noise Density	e _n p-p e _n	f = 0.1 Hz to 10 Hz f = 1 kHz		95		nV/√Hz

ABSOLUTE MAXIMUM RATINGS

Table 4.

10010 1.	
Parameter	Rating
Supply Voltage	6 V
Input Voltage	$\pm V_{SY} \pm 0.3 V$
Input Current ¹	±10 mA
Differential Input Voltage ²	±Vsγ
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

¹ The input pins have clamp diodes to the power supply pins. Limit the input current to 10 mA or less whenever input signals exceed the power supply rail by 0.3 V.

² Inputs are protected against high differential voltages by internal series 1.33 kΩ resistors and back-to-back diode-connected N-MOSFETs (with a typical V_T of 0.7 V for V_{CM} of 0 V).

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered on a circuit board for surface-mount packages with its exposed paddle soldered to a pad, if applicable. Table 5 shows simulated thermal values for a 4-layer (2S2P) JEDEC standard thermal test board, unless otherwise specified.

Table 5. Thermal Resistance

Package Type	θιΑ	θıc	Unit
5-Lead SOT-23 (RJ-5)	190	92	°C/W
5-Lead SC-70 (KS-5)	534	173	°C/W
8-Lead MSOP (RM-8)	142	45	°C/W
8-Lead LFCSP (CP-8-2)	77	14	°C/W

POWER SEQUENCING

The op amp supplies must be established simultaneously with or before any input signals are applied. If this is not possible, the input current must be limited to 10 mA.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$, unless otherwise noted.



Figure 5. Input Offset Voltage Distribution





Figure 7. Input Offset Voltage vs. Input Common-Mode Voltage









Figure 10. Input Offset Voltage vs. Input Common-Mode Voltage

 $T_A = 25^{\circ}C$, unless otherwise noted.



Figure 12. Input Bias Current vs. Common-Mode Voltage and Temperature







Figure 15. Input Bias Current vs. Common-Mode Voltage and Temperature



Figure 16. Output Voltage (V_{OH}) to Supply Rail vs. Load Current and Temperature



Figure 17. Output Voltage (Vol.) to Supply Rail vs. Load Current and Temperature







Figure 20. Output Voltage (Vol.) to Supply Rail vs. Load Current and Temperature













Figure 27. Open-Loop Gain and Phase vs. Frequency



Figure 28. Closed-Loop Gain vs. Frequency











 $T_A = 25^{\circ}C$, unless otherwise noted.



Figure 37. Small-Signal Transient Response







 $T_A = 25^{\circ}C$, unless otherwise noted.



08056-041

Ш

10k 30026-042

OUTPUT VOLTAGE (1V/DIV)

0

-1

-2

-3

08056-043

OUTPUT VOLTAGE (1V/DIV)

08056-047

3

2 1

0

-1

INPUT VOLTAGE

OUTPUT VOLTAGE (500mV/DIV) INPUT VOLTAGE (100mV/DIV) -0.10 -0.2 -0.15 -0.3 1.5 1.0 -0.4 0.5 OUTPUT VOLTAGE OUTPUT VOLTAGE 0 V_{SY} = ±0.9V G = -10 V_{SY} = ±2.5V G = -10 08056-044 -0.5 TIME (40µs/DIV) TIME (40µs/DIV) Figure 47. Negative Overload Recovery INPUT VOLTAGE INPUT VOLTAGE (500mV/DIV) OUTPUT VOLTAGE (5mV/DIV) INPUT VOLTAGE (500mV/DIV) OUTPUT VOLTAGE ERROR BAND 0 -5 $V_{SY} = \pm 0.9V$ $V_{IN} = 1V p-p$ $R_L = 10k\Omega$ $C_L = 100pF$ 08056-045 TIME (40µs/DIV) Figure 48. Positive Settling Time to 0.1% Figure 51. Positive Settling Time to 0.1% INPUT VOLTAGE (500mV/DIV) OUTPUT VOLTAGE (5mV/DIV) INPUT VOLTAGE (500mV/DIV) INPUT VOLTAGE OUTPUT VOLTAGE ERROR ERROR V U
$$\label{eq:V_SY} \begin{split} & V_{SY} = \pm 0.9 V \\ & V_{IN} = 1 V \ p \ p \\ & R_L = 10 k \Omega \\ & C_L = 100 p F \end{split}$$
08056-046 TIME (40µs/DIV)

Figure 49. Negative Settling Time to 0.1%

 $T_A = 25^{\circ}C$, unless otherwise noted.

INPUT VOLTAGE

0.05

-0.05

INPUT VOLTAGE (50mV/DIV)

Figure 50. Negative Overload Recovery

0.1

0

-0.1











THEORY OF OPERATION

The ADA4051-1/ADA4051-2 micropower chopper operational amplifiers feature a novel, patent-pending technique that suppresses offset-related ripple in a chopper amplifier. Instead of filtering the ripple in the ac domain, this technique nulls the amplifier's initial offset in the dc domain, thus preventing ripple at the overall output.

Auto-zeroing and chopping are two techniques widely used in high precision CMOS amplifiers to achieve low offset, low offset drift, and no 1/f noise. Each of these techniques has pros and cons. Auto-zeroing results in more in-band noise due to aliasing introduced by sampling. On the other hand, chopping produces offset-related ripple because it modulates the initial offset associated with the amplifier up to its chopping frequency.

To accomplish the best noise vs. power trade-off, the chopping technique is the better approach when designing a low offset amplifier because there is no increased in-band noise. It is preferable to suppress the offset-related ripple inside a chopper amplifier because the offset-related ripple would otherwise need to be eliminated by an extra off-chip postfilter.

Figure 59 shows the block diagram design of the ADA4051-1/ ADA4051-2 chopper amplifiers employing a local feedback loop called autocorrection feedback (ACFB). The main signal path contains an input chopping switch network (CHOP1), a first transconductance amplifier (Gm1), an output chopping switch network (CHOP2), a second transconductance amplifier (Gm2), and a third transconductance amplifier (Gm3). CHOP1 and CHOP2 operate at 40 kHz of chopping frequency to modulate the initial offset and 1/f noise from Gm1 up to the chopping frequency. A fourth transconductance amplifier (Gm4) in the ACFB senses the modulated ripple at the output of CHOP2, caused by the initial offset voltage of Gm1. Then, the ripple is demodulated down to a dc domain through a third chopping switch network (CHOP3), operating with the same chopping clock as CHOP1 and CHOP2. Finally, a null transconductance amplifier (Gm5) tries to null any dc component at the output of Gm1 that would otherwise appear in the overall output as ripple.

A switched-capacitor notch filter (NF) functions to selectively suppress the undesired offset-related ripple without disturbing the desired input signal from the overall input. The desired input dc signal appears as a dc signal at the output of CHOP2. Then, the initial offset is modulated up to the chopping frequency by CHOP3 and filtered out by the NF. Therefore, initial offset does not create any feedback and does not disturb the desired input signal. The NF is synchronized with the chopping clock to filter out the modulated component. In the same manner, the offset of Gm5 is filtered out by the combination of CHOP3 and the NF, enabling accurate ripple sensing at the output of CHOP2.

In parallel with the high dc gain path, a feedforward transconductance amplifier (Gm6) is added to bypass the phase shift introduced by the ACFB at the chopping frequency. Gm6 is designed to have the same transconductance as Gm1 to avoid pole-zero doublets. This design prevents any instability introduced by the ACFB in the overall feedback loop.



Figure 59. ADA4051-1/ADA4051-2 Chopper Amplifiers Block Diagram

The voltage noise density, which is equal to the thermal noise floor dominated by the Gm1, is essentially flat from dc to the chopping frequency because CHOP1 and CHOP2 eliminate the 1/f noise generated in Gm1 and the ACFB does not contribute any additional noise. Although the ACFB suppresses the ripple related to the chopping, there is a remaining voltage ripple. To further suppress the remaining ripple down to a desired level, it is recommended to have a postfilter at the output of the amplifier.

The remaining voltage ripple originates from two sources. The first type of ripple is due to the residual ripple associated with the initial offset of the Gm1. It is proportional to the magnitude of the initial offset and creates a spectrum at the chopping frequency (f_{CHOP}). When the amplifier is configured as a unitygain buffer, this ripple has a typical value of 4.9 μ V rms and a maximum of 34.7 μ V rms. The second type of ripple is due to the intermodulation between the high frequency input signal and the chopping frequency. This ripple depends on the input frequency (f_{IN}) and creates a spectrum at frequencies equal to the difference between the chopping frequency and the input frequency ($f_{CHOP} - f_{IN}$), as well as at frequencies equal to the summation of the chopping frequency and the input frequency ($f_{CHOP} + f_{IN}$). The magnitude of the ripple for different input frequencies is shown in Figure 60.



Figure 60. ADA4051-1/ADA4051-2 Modulated Output Ripple vs. Input Frequency

The design architecture of the ADA4051-1/ADA4051-2 specifically targets precision signal conditioning applications requiring accurate and stable performance from dc to 10 Hz bandwidth. In summary, the main features of the ADA4051-1/ ADA4051-2 chopper amplifiers are

- Considerable suppression of the offset-related ripple
- No affect on the desired input signal as long as its frequency is much lower than the chopping frequency shown in Figure 60
- Achievement of low offset similar to a conventional chopper amplifier
- No introduction of excess noise

The ADA4051-1/ADA4051-2 chopper amplifiers provide a railto-rail input range with a 1.8 V to 5.5 V supply voltage range and 20 μ A supply current consumption over the -40° C to $+125^{\circ}$ C extended industrial temperature range. The gain bandwidth is 125 kHz as a unity-gain stable amplifier up to 100 pF load capacitance.

INPUT VOLTAGE RANGE

The ADA4051-1/ADA4051-2 have internal ESD protection diodes. These diodes are connected between the inputs and each supply rail to protect the input MOSFETs from an electrical discharge event and are reversed-biased during normal operation. This protection scheme allows voltages as high as approximately 0.3 V beyond the supplies ($\pm V_{SY} \pm 0.3$ V) to be applied at the input of either terminal without causing permanent damage.

If either input exceeds one of the supply rails by more than 0.3 V, these ESD diodes become forward-biased and large amounts of current begin to flow through them. Without current limiting, this excessive current would cause permanent damage to the device. If the inputs are expected to be subject to overvoltage conditions, install a resistor in series with each input to limit the input current to 10 mA maximum.

The ADA4051-1/ADA4051-2 also have internal circuitry that protects the input stage from high differential voltages. This circuitry is composed of internal 1.33 k Ω resistors in series with each input and back-to-back diode-connected N-MOSFET (with a typical V_T of 0.7 V for a V_{CM} of 0 V) after these series resistors. With normal negative feedback operating conditions, the ADA4051-1/ADA4051-2 amplifiers correct their output to ensure that the two inputs are at the same voltage. However, if the device is configured as a comparator or there are unusual operating conditions, the input voltages can be forced to different potentials, which may cause excessive current to flow through the internal diodeconnected N-MOSFETs.

Although the ADA4051-1/ADA4051-2 are rail-to-rail input amplifiers, take care to ensure that the potential difference between the inputs does not exceed $\pm V_{SY}$ to avert permanent damage to the device.

OUTPUT PHASE REVERSAL

Although output phase reversal can occur with other amplifiers when the input common-mode voltage range is exceeded, the ADA4051-1/ADA4051-2 amplifiers are designed to prevent any output phase reversal, provided both inputs are maintained approximately within 0.3 V above and below the supply voltages $(\pm V_{SY} \pm 0.3 \text{ V})$.

With other amplifiers, the outputs may jump in the opposite direction to the supply rail when a common-mode voltage moves outside the common-mode range. This usually occurs when one of the internal stages of the amplifier no longer has sufficient bias voltage across it and subsequently turns off.

However, with the ADA4051-1/ADA4051-2 amplifiers, if one or both inputs exceed the input voltage range but remain within the $\pm V_{SY} \pm 0.3$ V range, an internal loop opens and the output remains in saturation mode, without phase reversal, until the input voltage is brought back to within the input voltage range limits as shown in Figure 55 and Figure 58.

OUTLINE DIMENSIONS





ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
ADA4051-1ARJZ-R2	-40°C to +125°C	5-Lead SOT-23	RJ-5	A0U
ADA4051-1ARJZ-R7	-40°C to +125°C	5-Lead SOT-23	RJ-5	AOU
ADA4051-1ARJZ-RL	-40°C to +125°C	5-Lead SOT-23	RJ-5	AOU
ADA4051-1AKSZ-R2	-40°C to +125°C	5-Lead SC-70	KS-5	AOU
ADA4051-1AKSZ-R7	-40°C to +125°C	5-Lead SC-70	KS-5	AOU
ADA4051-1AKSZ-RL	-40°C to +125°C	5-Lead SC-70	KS-5	AOU
ADA4051-2ACPZ-R2	-40°C to +125°C	8-Lead LFCSP_VD	CP-8-2	A2M
ADA4051-2ACPZ-R7	-40°C to +125°C	8-Lead LFCSP_VD	CP-8-2	A2M
ADA4051-2ACPZ-RL	-40°C to +125°C	8-Lead LFCSP_VD	CP-8-2	A2M
ADA4051-2ARMZ	-40°C to +125°C	8-Lead MSOP	RM-8	A2M
ADA4051-2ARMZ-R7	–40°C to +125°C	8-Lead MSOP	RM-8	A2M
ADA4051-2ARMZ-RL	-40°C to +125°C	8-Lead MSOP	RM-8	A2M

 1 Z = RoHS Compliant Part.

NOTES

NOTES

emarks and live owners. 6-0-1/10(B) ANALOG DEVICES

www.analog.com

©2009–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08056-0-1/10(B)

Rev. B | Page 20 of 20