



The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix “MB”. However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix “CY”.

How to Check the Ordering Part Number

1. Go to www.cypress.com/pcn.
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to www.cypress.com.

New 8FX 8-bit Microcontrollers

The MB95690K Series is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral functions.

Features

■ F²MC-8FX CPU core

- Instruction set optimized for controllers
 - Multiplication and division instructions
 - 16-bit arithmetic operations
 - Bit test branch instructions
 - Bit manipulation instructions, etc.

■ Clock

- Selectable main clock source
 - Main oscillation clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)
 - External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
 - Main CR clock (4 MHz $\pm$ 2%)
 - Main CR PLL clock
 - The main CR PLL clock frequency becomes 8 MHz $\pm$ 2% when the PLL multiplication rate is 2.
 - The main CR PLL clock frequency becomes 10 MHz $\pm$ 2% when the PLL multiplication rate is 2.5.
 - The main CR PLL clock frequency becomes 12 MHz $\pm$ 2% when the PLL multiplication rate is 3.
 - The main CR PLL clock frequency becomes 16 MHz $\pm$ 2% when the PLL multiplication rate is 4.
- Selectable subclock source
 - Suboscillation clock (32.768 kHz)
 - External clock (32.768 kHz)
 - Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)

■ Timer

- 8/16-bit composite timer $\times$ 2 channels
- 8/16-bit PPG $\times$ 3 channels
- 16-bit PPG timer $\times$ 1 channel (can work independently or together with the multi-pulse generator)
- 16-bit reload timer $\times$ 1 channel (can work independently or together with the multi-pulse generator)
- Time-base timer $\times$ 1 channel
- Watch prescaler $\times$ 1 channel

■ UART/SIO $\times$ 1 channel

- Full duplex double buffer
- Capable of clock asynchronous (UART) serial data transfer and clock synchronous (SIO) serial data transfer

■ I²C bus interface $\times$ 1 channel

- Built-in wake-up function

■ Multi-pulse generator (MPG) (for DC motor control) $\times$ 1 channel

- 16-bit reload timer $\times$ 1 channel
- 16-bit PPG timer $\times$ 1 channel

- Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)

■ LIN-UART

- Full duplex double buffer
- Capable of clock asynchronous serial data transfer and clock synchronous serial data transfer

■ External interrupt

- LQF044: 7 channels
- LQA048, LQC052, WNR048: 8 channels
- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low power consumption (standby) modes

■ 8/10-bit A/D converter

- LQF044: 8 channels
- LQA048, LQC052, WNR048: 12 channels
- 8-bit or 10-bit resolution can be selected.

■ Low power consumption (standby) modes

- There are four standby modes as follows:
 - Stop mode
 - Sleep mode
 - Watch mode
 - Time-base timer mode
- In standby mode, two further options can be selected: normal standby mode and deep standby mode.

■ I/O port

- LQF044 (number of I/O ports: 41)
 - General-purpose I/O ports (CMOS I/O):37
 - General-purpose I/O ports (N-ch open drain):4
- LQA048, LQC052, WNR048 (number of I/O ports: 45)
 - General-purpose I/O ports (CMOS I/O):41
 - General-purpose I/O ports (N-ch open drain):4

■ On-chip debug

- 1-wire serial control
- Serial writing supported (asynchronous mode)

■ Hardware/software watchdog timer

- Built-in hardware watchdog timer
- Built-in software watchdog timer

■ Power-on reset

- A power-on reset is generated when the power is switched on.

■ Low-voltage detection (LVD) reset circuit

- The LVD function is enabled by default. For details, see "20.2 Recommended Operating Conditions" in "Electrical Characteristics".
- The LVD function can be controlled through software.

- ❑ The LVD reset circuit control register (LVDCC) enables or disables the LVD reset.
- ❑ The LVD reset circuit has an internal low-voltage detector. The combination of detection voltage and release voltage can be selected from four options.
- Comparator × 2 channels
 - ❑ Built-in dedicated BGR
 - ❑ The comparator reference voltage can be selected between the BGR voltage and the comparator pin.
- Clock supervisor counter
 - ❑ Built-in clock supervisor counter
- Dual operation Flash memory
 - ❑ The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
 - ❑ Protects the content of the Flash memory.

Contents

Features.....	1	15. Areas For Specific Applications	34
1. Product Line-up	4	16. I/O Map.....	35
2. Packages And Corresponding Products.....	6	17. I/O Ports.....	42
3. Differences Among Products And Notes On Product Selection	7	17.1 Port 0.....	43
4. Pin Assignment	8	17.2 Port 1.....	50
5. Pin Functions (LQF044)	12	17.3 Port 4.....	55
6. Pin Functions (LQA048, LQC052, WNR048)	16	17.4 Port 6.....	62
7. I/O Circuit Type	21	17.5 Port 7.....	67
8. Handling Precautions.....	23	17.6 Port F.....	74
8.1 Precautions for Product Design.....	23	17.7 Port G.....	77
8.2 Precautions for Package Mounting	24	18. Interrupt Source Table	80
8.3 Precautions for Use Environment.....	26	19. Pin States In Each Mode	81
9. Notes On Device Handling.....	26	20. Electrical Characteristics.....	84
10. Pin Connection	27	20.1 Absolute Maximum Ratings.....	84
11. Block Diagram (LQF044)	29	20.2 Recommended Operating Conditions	86
12. Block Diagram (LQA048, LQC052, WNR048)	30	20.3 DC Characteristics	87
13. CPU Core.....	31	20.4 AC Characteristics.....	90
14. Memory Space	32	20.5 A/D Converter.....	109
14.1 I/O area (addresses: 0x0000 to 0x007F).....	32	20.6 Flash Memory Program/Erase Characteristics	113
14.2 Extended I/O area		21. Sample Characteristics.....	114
(addresses: 0x0F80 to 0x0FFF).....	32	22. Ordering Information.....	121
14.3 Data area.....	32	23. Package Dimension.....	122
14.4 Program area	32	24. Major Changes In This Edition	126
14.5 Memory space map.....	33	Document History Page	127
		Sales, Solutions, and Legal Information	129

1. Product Line-up

Part number	MB95F694K	MB95F696K	MB95F698K
Parameter			
Type	Flash memory product		
Clock supervisor counter	It supervises the main clock oscillation and the subclock oscillation.		
Flash memory capacity	20 Kbyte	36 Kbyte	60 Kbyte
RAM capacity	512 bytes	1 Kbyte	2 Kbyte
Power-on reset	Yes		
Low-voltage detection reset	Controlled through software		
Reset input	Selected through software		
CPU functions	• Number of basic instructions : 136 • Instruction bit length : 8 bits • Instruction length : 1 to 3 bytes • Data bit length : 1, 8 and 16 bits • Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) • Interrupt processing time : 0.6 μs (machine clock frequency = 16.25 MHz)		
General-purpose I/O	• LQF044 - I/O port : 41 - CMOS I/O : 37 - N-ch open drain : 4 • LQA048, LQC052, WNR048 - I/O port : 45 - CMOS I/O : 41 - N-ch open drain : 4		
Time-base timer	Interval time: 0.256 ms to 8.3 s (external clock frequency = 4 MHz)		
Hardware/software watchdog timer	• Reset generation cycle Main oscillation clock at 10 MHz: 105 ms (Min) • The sub-CR clock can be used as the source clock of the software watchdog timer.		
Wild register	It can be used to replace 3 bytes of data.		
LIN-UART	• A wide range of communication speed can be selected by a dedicated reload timer. • It has a full duplex double buffer. • Both clock synchronous serial data transfer and clock asynchronous serial data transfer are enabled. • The LIN function can be used as a LIN master or a LIN slave.		
8/10-bit A/D converter	• LQF044: 8 channels • LQA048, LQC052, WNR048: 12 channels		
	8-bit or 10-bit resolution can be selected.		

Part number	MB95F694K	MB95F696K	MB95F698K
Parameter			
8/16-bit composite timer	2 channels - The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". - It has the following functions: interval timer function, PWC function, PWM function and input capture function. - Count clock: it can be selected from internal clocks (seven types) and external clocks. - It can output square wave.		
External interrupt	- LQF044: 7 channels - LQA048, LQC052, WNR048: 8 channels - Interrupt by edge detection (The rising edge, falling edge, and both edges can be selected.) - It can be used to wake up the device from different standby modes.		
On-chip debug	1-wire serial control - It supports serial writing (asynchronous mode).		
UART/SIO	1 channel - Data transfer with UART/SIO is enabled. - It has a full duplex double buffer, variable data length (5/6/7/8 bits), an internal baud rate generator and an error detection function. - It uses the NRZ type transfer format. - LSB-first data transfer and MSB-first data transfer are available to use. - Both clock asynchronous (UART) serial data transfer and clock synchronous (SIO) serial data transfer are enabled.		
I ² C bus interface	1 channel - Master/slave transmission and reception - It has the following functions: bus error function, arbitration function, transmission direction detection function, wake-up function, and functions of generating and detecting repeated START conditions.		
8/16-bit PPG	3 channels - Each channel can be used as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". - The counter operating clock can be selected from eight clock sources.		
16-bit PPG timer	1 channel - PWM mode and one-shot mode are available to use. - The counter operating clock can be selected from eight clock sources. - It supports external trigger start. - It can work independently or together with the multi-pulse generator.		
16-bit reload timer	1 channel - Two clock modes and two counter operating modes are available to use. - It can output square wave. - Count clock: it can be selected from internal clocks (seven types) and external clocks. - Two counter operating modes: reload mode and one-shot mode - It can work independently or together with the multi-pulse generator.		
Multi-pulse generator (for DC motor control)	16-bit PPG timer: 1 channel 16-bit reload timer operations: toggle output, one-shot output - Event counter: 1 channel - Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)		

Part number	MB95F694K	MB95F696K	MB95F698K
Parameter			
Watch prescaler	Eight different time intervals can be selected.		
Comparator	2 channels		
	The reference voltage of each channel can be selected between the BGR voltage and the comparator pin.		
Flash memory	- It supports automatic programming (Embedded Algorithm), and program/erase/erase-suspend/erase-resume commands. - It has a flag indicating the completion of the operation of Embedded Algorithm. - Flash security feature for protecting the content of the Flash memory		
	Number of program/erase cycles	1000	10000
	Data retention time	20 years	10 years
Standby mode	There are four standby modes as follows: - Stop mode - Sleep mode - Watch mode - Time-base timer mode		
	In standby mode, two further options can be selected: normal standby mode and deep standby mode.		
Package	LQF044 LQA048 LQC052 WNR048		

2. Packages And Corresponding Products


Part number	MB95F694K	MB95F696K	MB95F698K
Package			
LQF044	O	O	O
LQA048	O	O	O
LQC052	O	O	O
WNR048	O	O	O

O: Available

3. Differences Among Products And Notes On Product Selection


- **Current consumption**
When using the on-chip debug function, take account of the current consumption of Flash memory program/erase.
For details of current consumption, see “Electrical Characteristics”.
- **Package**
For details of information on each package, see “Packages And Corresponding Products” and “Package Dimension”.
- **Operating voltage**
The operating voltage varies, depending on whether the on-chip debug function is used or not.
For details of operating voltage, see “Electrical Characteristics”.
- **On-chip debug function**
The on-chip debug function requires that V_{CC} , V_{SS} and one serial wire be connected to an evaluation tool. For details of the connection method, refer to “CHAPTER 25 EXAMPLE OF SERIAL PROGRAMMING CONNECTION” in “New 8FX MB95690K Series Hardware Manual”.

4. Pin Assignment




*1: High-current pin (8 mA/12 mA)

*2: The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.




*1: High-current pin (8 mA/12 mA)

*2: The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.



*1: High-current pin (8 mA/12 mA)

*2: The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.



*1: High-current pin (8 mA/12 mA)

*2: The 8/16-bit PPG output pins are mapped to port 1 by default. To map the 8/16-bit PPG output pins to port 6, write "1" to the PPGSEL bit in the SYSC register.

5. Pin Functions (LQF044)

Pin no.	Pin name	I/O circuit type*1	Function	I/O type			
				Input	Output	OD*2	PU*3
1	Vss	—	Power supply pin (GND)	—	—	—	—
2	PG2	C	General-purpose I/O port	Hysteresis	CMOS	—	O
	X1A		Subclock I/O oscillation pin				
	SNI2		Trigger input pin for the position detection function of the MPG waveform sequencer				
3	PG1	C	General-purpose I/O port	Hysteresis	CMOS	—	O
	X0A		Subclock input oscillation pin				
	SNI1		Trigger input pin for the position detection function of the MPG waveform sequencer				
4	Vcc	—	Power supply pin	—	—	—	—
5	C	—	Decoupling capacitor connection pin	—	—	—	—
6	P40	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
	AN08		8/10-bit A/D converter analog input pin				
7	P44	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	TO1		16-bit reload timer ch. 1 output pin				
8	P45	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	SCK		LIN-UART clock I/O pin				
9	P46	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	SOT		LIN-UART data output pin				
10	P47	I	General-purpose I/O port	CMOS	CMOS	—	O
	SIN		LIN-UART data input pin				
11	P10	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	PPG10		8/16-bit PPG ch. 1 output pin				
12	P11	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	PPG11		8/16-bit PPG ch. 1 output pin				
13	P12	G	General-purpose I/O port	Hysteresis	CMOS	O	—
	DBG		DBG input pin				
14	P13	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	PPG00		8/16-bit PPG ch. 0 output pin				
15	P14	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	PPG01		8/16-bit PPG ch. 0 output pin				
16	P15	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	PPG20		8/16-bit PPG ch. 2 output pin				
17	P16	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	PPG21		8/16-bit PPG ch. 2 output pin				

Pin no.	Pin name	I/O circuit type*1	Function	I/O type			
				Input	Output	OD*2	PU*3
18	P17	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	SNIO		Trigger input pin for the position detection function of the MPG waveform sequencer				
19	P70	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	TO00		8/16-bit composite timer ch. 0 output pin				
20	P71	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	TO01		8/16-bit composite timer ch. 0 output pin				
21	P72	H	General-purpose I/O port	CMOS	CMOS	O	—
	SCL		I ² C bus interface ch. 0 clock I/O pin				
22	P73	H	General-purpose I/O port	CMOS	CMOS	O	—
	SDA		I ² C bus interface ch. 0 data I/O pin				
23	P74	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	EC0		8/16-bit composite timer ch. 0 clock input pin				
24	P75	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	UCK0		UART/SIO ch. 0 clock I/O pin				
25	P76	F	General-purpose I/O port	Hysteresis	CMOS	—	O
	UO0		UART/SIO ch. 0 data output pin				
26	P77	I	General-purpose I/O port	Hysteresis	CMOS	—	O
	UI0		UART/SIO ch. 0 data input pin				
27	P60	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
	DTTI		MPG waveform sequencer input pin				
28	P61	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
	TI1		16-bit reload timer ch. 1 input pin				
29	P62	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
	OPT0		MPG waveform sequencer output pin				
	PPG00		8/16-bit PPG ch. 0 output pin				
	TO10		8/16-bit composite timer ch. 1 output pin				
30	P63	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
	OPT1		MPG waveform sequencer output pin				
	PPG01		8/16-bit PPG ch. 0 output pin				
	TO11		8/16-bit composite timer ch. 1 output pin				

Pin no.	Pin name	I/O circuit type*1	Function	I/O type			
				Input	Output	OD*2	PU*3
31	P64	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
	OPT2		MPG waveform sequencer output pin				
	PPG10		8/16-bit PPG ch. 1 output pin				
	EC1		8/16-bit composite timer ch. 1 clock input pin				
32	P65	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
	OPT3		MPG waveform sequencer output pin				
	PPG11		8/16-bit PPG ch. 1 output pin				
33	P66	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
	OPT4		MPG waveform sequencer output pin				
	PPG20		8/16-bit PPG ch. 2 output pin				
	PPG1		16-bit PPG timer ch. 1 output pin				
34	P67	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
	OPT5		MPG waveform sequencer output pin				
	PPG21		8/16-bit PPG ch. 2 output pin				
	TRG1		16-bit PPG timer ch. 1 trigger input pin				
35	P00	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
	INT00		External interrupt input pin				
	AN00		8/10-bit A/D converter analog input pin				
	CMP0_P		Comparator ch. 0 non-inverting analog input (positive input) pin				
36	P01	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
	INT01		External interrupt input pin				
	AN01		8/10-bit A/D converter analog input pin				
	CMP0_N		Comparator ch. 0 inverting analog input (negative input) pin				
37	P02	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
	INT02		External interrupt input pin				
	AN02		8/10-bit A/D converter analog input pin				
	CMP0_O		Comparator ch. 0 digital output pin				
38	P03	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
	INT03		External interrupt input pin				
	AN03		8/10-bit A/D converter analog input pin				
	CMP1_P		Comparator ch. 1 non-inverting analog input (positive input) pin				

Pin no.	Pin name	I/O circuit type*1	Function	I/O type			
				Input	Output	OD*2	PU*3
39	P04	E	General-purpose I/O port	CMOS/ analog	CMOS	—	O
	INT04		External interrupt input pin				
	AN04		8/10-bit A/D converter analog input pin				
	CMP1_N		Comparator ch. 1 inverting analog input (negative input) pin				
40	P05	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
	INT05		External interrupt input pin				
	AN05		8/10-bit A/D converter analog input pin				
	CMP1_O		Comparator ch. 1 digital output pin				
41	P06	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
	INT06		External interrupt input pin				
	AN06		8/10-bit A/D converter analog input pin				
42	PF2	A	General-purpose I/O port	Hysteresis	CMOS	O	—
	RST		Reset pin				
43	PF0	B	General-purpose I/O port	Hysteresis	CMOS	—	—
	X0		Main clock input oscillation pin				
44	PF1	B	General-purpose I/O port	Hysteresis	CMOS	—	—
	X1		Main clock I/O oscillation pin				

O: Available

*1: For the I/O circuit types, see "I/O Circuit Type".

*2: N-ch open drain

*3: Pull-up

6. Pin Functions (LQA048, LQC052, WNR048)

Pin no.		Pin name	I/O circuit type*4	Function	I/O type			
LQFP48*1, QFN48*2	LQFP52*3				Input	Output	OD*5	PU*6
1	1	PG2	C	General-purpose I/O port	Hysteresis	CMOS	—	O
		X1A		Subclock I/O oscillation pin				
		SNI2		Trigger input pin for the position detection function of the MPG waveform sequencer				
2	2	PG1	C	General-purpose I/O port	Hysteresis	CMOS	—	O
		X0A		Subclock input oscillation pin				
		SNI1		Trigger input pin for the position detection function of the MPG waveform sequencer				
3	3	V _{CC}	—	Power supply pin	—	—	—	—
4	4	C	—	Decoupling capacitor connection pin	—	—	—	—
5	5	P40	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		AN08		8/10-bit A/D converter analog input pin				
6	6	P41	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		AN09		8/10-bit A/D converter analog input pin				
—	7	NC	—	It is an internally connected pin. Always leave it unconnected.	—	—	—	—
7	8	P42	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		AN10		8/10-bit A/D converter analog input pin				
8	9	P43	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		AN11		8/10-bit A/D converter analog input pin				
9	10	P44	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		TO1		16-bit reload timer ch. 1 output pin				
10	11	P45	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		SCK		LIN-UART clock I/O pin				
11	12	P46	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		SOT		LIN-UART data output pin				
12	13	P47	I	General-purpose I/O port	CMOS	CMOS	—	O
		SIN		LIN-UART data input pin				
13	14	P10	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		PPG10		8/16-bit PPG ch. 1 output pin				

Pin no.		Pin name	I/O circuit type*4	Function	I/O type			
LQFP48*1, QFN48*2	LQFP52*3				Input	Output	OD*5	PU*6
14	15	P11	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		PPG11		8/16-bit PPG ch. 1 output pin				
15	16	P12	G	General-purpose I/O port	Hysteresis	CMOS	O	—
		DBG		DBG input pin				
16	17	P13	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		PPG00		8/16-bit PPG ch. 0 output pin				
17	18	P14	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		PPG01		8/16-bit PPG ch. 0 output pin				
18	19	P15	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		PPG20		8/16-bit PPG ch. 2 output pin				
—	20	NC	—	It is an internally connected pin. Always leave it unconnected.	—	—	—	—
19	21	P16	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		PPG21		8/16-bit PPG ch. 2 output pin				
20	22	P17	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		SNIO		Trigger input pin for the position detection function of the MPG waveform sequencer				
21	23	P70	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		TO00		8/16-bit composite timer ch. 0 output pin				
22	24	P71	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		TO01		8/16-bit composite timer ch. 0 output pin				
23	25	P72	H	General-purpose I/O port	CMOS	CMOS	O	—
		SCL		I ² C bus interface ch. 0 clock I/O pin				
24	26	P73	H	General-purpose I/O port	CMOS	CMOS	O	—
		SDA		I ² C bus interface ch. 0 data I/O pin				
25	27	P74	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		EC0		8/16-bit composite timer ch. 0 clock input pin				
26	28	P75	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		UCK0		UART/SIO ch. 0 clock I/O pin				
27	29	P76	F	General-purpose I/O port	Hysteresis	CMOS	—	O
		UO0		UART/SIO ch. 0 data output pin				

Pin no.		Pin name	I/O circuit type*4	Function	I/O type			
LQFP48*1, QFN48*2	LQFP52*3				Input	Output	OD*5	PU*6
28	30	P77	I	General-purpose I/O port	Hysteresis	CMOS	—	O
		UI0		UART/SIO ch. 0 data input pin				
29	31	P60	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
		DTTI		MPG waveform sequencer input pin				
30	32	P61	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
		TI1		16-bit reload timer ch. 1 input pin				
—	33	NC	—	It is an internally connected pin. Always leave it unconnected.	—	—	—	—
31	34	P62	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
		OPT0		MPG waveform sequencer output pin				
		PPG00		8/16-bit PPG ch. 0 output pin				
		TO10		8/16-bit composite timer ch. 1 output pin				
32	35	P63	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
		OPT1		MPG waveform sequencer output pin				
		PPG01		8/16-bit PPG ch. 0 output pin				
		TO11		8/16-bit composite timer ch. 1 output pin				
33	36	P64	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
		OPT2		MPG waveform sequencer output pin				
		PPG10		8/16-bit PPG ch. 1 output pin				
		EC1		8/16-bit composite timer ch. 1 clock input pin				
34	37	P65	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
		OPT3		MPG waveform sequencer output pin				
		PPG11		8/16-bit PPG ch. 1 output pin				

Pin no.		Pin name	I/O circuit type*4	Function	I/O type			
LQFP48*1, QFN48*2	LQFP52*3				Input	Output	OD*5	PU*6
35	38	P66	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
		OPT4		MPG waveform sequencer output pin				
		PPG20		8/16-bit PPG ch. 2 output pin				
		PPG1		16-bit PPG timer ch. 1 output pin				
36	39	P67	D	General-purpose I/O port High-current pin	Hysteresis	CMOS	—	O
		OPT5		MPG waveform sequencer output pin				
		PPG21		8/16-bit PPG ch. 2 output pin				
		TRG1		16-bit PPG timer ch. 1 trigger input pin				
37	40	P00	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		INT00		External interrupt input pin				
		AN00		8/10-bit A/D converter analog input pin				
		CMP0_P		Comparator ch. 0 non-inverting analog input (positive input) pin				
38	41	P01	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		INT01		External interrupt input pin				
		AN01		8/10-bit A/D converter analog input pin				
		CMP0_N		Comparator ch. 0 inverting analog input (negative input) pin				
39	42	P02	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		INT02		External interrupt input pin				
		AN02		8/10-bit A/D converter analog input pin				
		CMP0_O		Comparator ch. 0 digital output pin				
40	43	P03	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		INT03		External interrupt input pin				
		AN03		8/10-bit A/D converter analog input pin				
		CMP1_P		Comparator ch. 1 non-inverting analog input (positive input) pin				

Pin no.		Pin name	I/O circuit type*4	Function	I/O type			
LQFP48*1, QFN48*2	LQFP52*3				Input	Output	OD*5	PU*6
41	44	P04	E	General-purpose I/O port	CMOS/ analog	CMOS	—	O
		INT04		External interrupt input pin				
		AN04		8/10-bit A/D converter analog input pin				
		CMP1_N		Comparator ch. 1 inverting analog input (negative input) pin				
42	45	P05	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		INT05		External interrupt input pin				
		AN05		8/10-bit A/D converter analog input pin				
		CMP1_O		Comparator ch. 1 digital output pin				
—	46	NC	—	It is an internally connected pin. Always leave it unconnected.	—	—	—	—
43	47	P06	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		INT06		External interrupt input pin				
		AN06		8/10-bit A/D converter analog input pin				
44	48	P07	E	General-purpose I/O port	Hysteresis/ analog	CMOS	—	O
		INT07		External interrupt input pin				
		AN07		8/10-bit A/D converter analog input pin				
45	49	PF2	A	General-purpose I/O port	Hysteresis	CMOS	O	—
		RST		Reset pin				
46	50	PF0	B	General-purpose I/O port	Hysteresis	CMOS	—	—
		X0		Main clock input oscillation pin				
47	51	PF1	B	General-purpose I/O port	Hysteresis	CMOS	—	—
		X1		Main clock I/O oscillation pin				
48	52	Vss	—	Power supply pin (GND)	—	—	—	—

O: Available

*1: LQA048

*2: WNR048




*3: LQC052






*4: For the I/O circuit types, see "I/O Circuit Type".


*5: N-ch open drain

*6: Pull-up

7. I/O Circuit Type

Type	Circuit	Remarks
A		• N-ch open drain output • Hysteresis input • Reset output
B		• Oscillation circuit • High-speed side - Feedback resistance: approx. 1 MΩ • CMOS output • Hysteresis input
C		• Oscillation circuit • Low-speed side - Feedback resistance: approx. 5 MΩ • CMOS output • Hysteresis input • Pull-up control

Type	Circuit	Remarks
D		• CMOS output • Hysteresis input • Pull-up control • High current output
E		• CMOS output • Hysteresis input • Pull-up control • Analog input
F		• CMOS output • Hysteresis input • Pull-up control
G		• N-ch open drain output • Hysteresis input
H		• N-ch open drain output • CMOS input

Type	Circuit	Remarks
I		• CMOS output • CMOS input • Pull-up control

8. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

8.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

• Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

• Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

• Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

- **Latch-up**

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNP junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

- **Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

- **Fail-Safe Design**

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

- **Precautions Related to Usage of Devices**

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

8.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

- **Lead Insertion Type**

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

- **Surface Mount Type**

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

- **Lead-Free Packaging**

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

- **Storage of Semiconductor Devices**

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

- **Baking**

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

- **Static Electricity**

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%.
Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

8.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

9. Notes On Device Handling

- Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in “20.1 Absolute Maximum Ratings” of “Electrical Characteristics” is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

- Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

- Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub-clock mode or stop mode.

10. Pin Connection

- Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

- Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

- DBG pin

Connect the DBG pin to an external pull-up resistor of 2 k Ω or above.

After power-on, ensure that the DBG pin does not stay at “L” level until the reset output is released.

The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

- $\overline{\text{RST}}$ pin

Connect the $\overline{\text{RST}}$ pin to an external pull-up resistor of 2 k Ω or above.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the interconnection length between a pull-up resistor and the $\overline{\text{RST}}$ pin and that between a pull-up resistor and the V_{CC} pin when designing the layout of the printed circuit board.

The PF2/ $\overline{\text{RST}}$ pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/ $\overline{\text{RST}}$ pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

- C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the V_{CC} pin must have a capacitance equal to or larger than the capacitance of C_s. For the connection to a decoupling capacitor C_s, see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_s and the distance between C_s and the V_{SS} pin when designing the layout of a printed circuit board.


- DBG/ $\overline{\text{RST}}$ /C pins connection diagram




- Note on serial communication

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, take measures such as adding a checksum to the end of data in order to detect errors. If an error is detected, retransmit the data.

11. Block Diagram (LQF044)



12. Block Diagram (LQA048, LQC052, WNR048)




13. CPU Core

- Memory space

The memory space of the MB95690K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95690K Series are shown below.

- Memory maps



14. Memory Space

The memory space of the MB95690K Series is 64 Kbyte in size, and consists of an I/O area, an extended I/O area, a data area, and a program area. The memory space includes areas for specific applications such as general-purpose registers and a vector table.

14.1 I/O area (addresses: 0x0000 to 0x007F)

- This area contains the control registers and data registers for built-in peripheral functions.
- As the I/O area forms part of the memory space, it can be accessed in the same way as the memory. It can also be accessed at high-speed by using direct addressing instructions.

14.2 Extended I/O area (addresses: 0x0F80 to 0x0FFF)

- This area contains the control registers and data registers for built-in peripheral functions.
- As the extended I/O area forms part of the memory space, it can be accessed in the same way as the memory.


14.3 Data area

- Static RAM is incorporated in the data area as the internal data area.
- The internal RAM size varies according to product.
- The RAM area from 0x0090 to 0x00FF can be accessed at high-speed by using direct addressing instructions.
- In MB95F698K, the area from 0x0090 to 0x047F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
- In MB95F696K, the area from 0x0090 to 0x047F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
- In MB95F694K, the area from 0x0090 to 0x028F is an extended direct addressing area. It can be accessed at high-speed by direct addressing instructions with a direct bank pointer set.
- In MB95F694K/F696K/F698K, the area from 0x0100 to 0x01FF can be used as a general-purpose register area.

14.4 Program area

- The Flash memory is incorporated in the program area as the internal program area.
- The Flash memory size varies according to product.
- The area from 0xFFC0 to 0xFFFF is used as the vector table.
- The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register.

14.5 Memory space map



15. Areas For Specific Applications

The general-purpose register area and vector table area are used for the specific applications.

- General-purpose register area (Addresses: 0x0100 to 0x01FF)
 - This area contains the auxiliary registers used for 8-bit arithmetic operations, transfer, etc.
 - As this area forms part of the RAM area, it can also be used as conventional RAM.
 - When the area is used as general-purpose registers, general-purpose register addressing enables high-speed access with short instructions.
- Non-volatile register data area (Addresses: 0xFFBB to 0xFFBF)
 - The area from 0xFFBB to 0xFFBF is used to store data of the non-volatile register. For details, refer to “CHAPTER 27 NON-VOLATILE REGISTER (NVR) INTERFACE” in “New 8FX MB95690K Series Hardware Manual”.
- Vector table area (Addresses: 0xFFC0 to 0xFFFF)
 - This area is used as the vector table for vector call instructions (CALLV), interrupts, and resets.
 - The top of the Flash memory area is allocated to the vector table area. The start address of a service routine is set to an address in the vector table in the form of data.

“Interrupt Source Table” lists the vector table addresses corresponding to vector call instructions, interrupts, and resets.

For details, refer to “CHAPTER 4 RESET”, “CHAPTER 5 INTERRUPTS” and “A.2 Special Instruction ■ Special Instruction ● CALLV #vct” in “APPENDIX” in “New 8FX MB95690K Series Hardware Manual”.

- Direct bank pointer and access area

Direct bank pointer (DP[2:0])	Operand-specified dir	Access area
0bXXX (It does not affect mapping.)	0x0000 to 0x007F	0x0000 to 0x007F
0b000 (initial value)	0x0090 to 0x00FF	0x0090 to 0x00FF
0b001	0x0080 to 0x00FF	0x0100 to 0x017F
0b010		0x0180 to 0x01FF
0b011		0x0200 to 0x027F
0b100		0x0280 to 0x02FF*1
0b101		0x0300 to 0x037F
0b110		0x0380 to 0x03FF
0b111		0x0400 to 0x047F*2

*1: Due to the memory size limit, the available access area is up to “0x028F” in MB95F694K.

*2: Due to the memory size limit, the available access area is up to “0x047F” in MB95F696K/F698K.

16. I/O Map

Address	Register abbreviation	Register name	R/W	Initial value
0x0000	PDR0	Port 0 data register	R/W	0b00000000
0x0001	DDR0	Port 0 direction register	R/W	0b00000000
0x0002	PDR1	Port 1 data register	R/W	0b00000000
0x0003	DDR1	Port 1 direction register	R/W	0b00000000
0x0004	—	(Disabled)	—	—
0x0005	WATR	Oscillation stabilization wait time setting register	R/W	0b11111111
0x0006	PLLC	PLL control register	R/W	0b000X0000
0x0007	SYCC	System clock control register	R/W	0bXXX11011
0x0008	STBC	Standby control register	R/W	0b00000000
0x0009	RSRR	Reset source register	R/W	0b000XXXXX
0x000A	TBTC	Time-base timer control register	R/W	0b00000000
0x000B	WPCR	Watch prescaler control register	R/W	0b00000000
0x000C	WDTC	Watchdog timer control register	R/W	0b00XX0000
0x000D	SYCC2	System clock control register 2	R/W	0bXXXXX0011
0x000E	STBC2	Standby control register 2	R/W	0b00000000
0x000F to 0x0011	—	(Disabled)	—	—
0x0012	PDR4	Port 4 data register	R/W	0b00000000
0x0013	DDR4	Port 4 direction register	R/W	0b00000000
0x0014, 0x0015	—	(Disabled)	—	—
0x0016	PDR6	Port 6 data register	R/W	0b00000000
0x0017	DDR6	Port 6 direction register	R/W	0b00000000
0x0018	PDR7	Port 7 data register	R/W	0b00000000
0x0019	DDR7	Port 7 direction register	R/W	0b00000000
0x001A to 0x0027	—	(Disabled)	—	—
0x0028	PDRF	Port F data register	R/W	0b00000000
0x0029	DDRF	Port F direction register	R/W	0b00000000
0x002A	PDRG	Port G data register	R/W	0b00000000
0x002B	DDRG	Port G direction register	R/W	0b00000000
0x002C	PUL0	Port 0 pull-up register	R/W	0b00000000
0x002D	PUL1	Port 1 pull-up register	R/W	0b00000000
0x002E, 0x002F	—	(Disabled)	—	—

Address	Register abbreviation	Register name	R/W	Initial value
0x0030	PUL4	Port 4 pull-up register	R/W	0b00000000
0x0031	PUL6	Port 6 pull-up register	R/W	0b00000000
0x0032	PUL7	Port 7 pull-up register	R/W	0b00000000
0x0033, 0x0034	—	(Disabled)	—	—
0x0035	PULG	Port G pull-up register	R/W	0b00000000
0x0036	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0b00000000
0x0037	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0b00000000
0x0038	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0b00000000
0x0039	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0b00000000
0x003A	PC01	8/16-bit PPG timer 01 control register	R/W	0b00000000
0x003B	PC00	8/16-bit PPG timer 00 control register	R/W	0b00000000
0x003C	PC11	8/16-bit PPG timer 11 control register	R/W	0b00000000
0x003D	PC10	8/16-bit PPG timer 10 control register	R/W	0b00000000
0x003E	PC21	8/16-bit PPG timer 21 control register	R/W	0b00000000
0x003F	PC20	8/16-bit PPG timer 20 control register	R/W	0b00000000
0x0040	TMCSRH1	16-bit reload timer control status register (upper) ch. 1	R/W	0b00000000
0x0041	TMCSRL1	16-bit reload timer control status register (lower) ch. 1	R/W	0b00000000
0x0042	CMR0	Comparator control register ch. 0	R/W	0b11000101
0x0043	CMR1	Comparator control register ch. 1	R/W	0b11000101
0x0044	PCNTH1	16-bit PPG status control register (upper)	R/W	0b00000000
0x0045	PCNTL1	16-bit PPG status control register (lower)	R/W	0b00000000
0x0046, 0x0047	—	(Disabled)	—	—
0x0048	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0b00000000
0x0049	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0b00000000
0x004A	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0b00000000
0x004B	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0b00000000
0x004C, 0x004D	—	(Disabled)	—	—
0x004E	LVDR	LVD reset voltage selection ID register	R/W	0b00000000
0x004F	LVDCC	LVD reset circuit control register	R/W	0b00000001
0x0050	SCR	LIN-UART serial control register	R/W	0b00000000
0x0051	SMR	LIN-UART serial mode register	R/W	0b00000000
0x0052	SSR	LIN-UART serial status register	R/W	0b00001000
0x0053	RDR	LIN-UART receive data register	R/W	0b00000000
	TDR	LIN-UART transmit data register		
0x0054	ESCR	LIN-UART extended status control register	R/W	0b00000100

Address	Register abbreviation	Register name	R/W	Initial value
0x0055	ECCR	LIN-UART extended communication control register	R/W	0b000000XX
0x0056	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0b00000000
0x0057	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	0b00100000
0x0058	SSR0	UART/SIO serial status and data register ch. 0	R/W	0b00000001
0x0059	TDR0	UART/SIO serial output data register ch. 0	R/W	0b00000000
0x005A	RDR0	UART/SIO serial input data register ch. 0	R	0b00000000
0x005B to 0x005F	—	(Disabled)	—	—
0x0060	IBCR00	I ² C bus control register 0 ch. 0	R/W	0b00000000
0x0061	IBCR10	I ² C bus control register 1 ch. 0	R/W	0b00000000
0x0062	IBSR0	I ² C bus status register ch. 0	R/W	0b00000000
0x0063	IDDR0	I ² C data register ch. 0	R/W	0b00000000
0x0064	IAAR0	I ² C address register ch. 0	R/W	0b00000000
0x0065	ICCR0	I ² C clock control register ch. 0	R/W	0b00000000
0x0066	OPCUR	16-bit MPG output control register (upper)	R/W	0b00000000
0x0067	OPCLR	16-bit MPG output control register (lower)	R/W	0b00000000
0x0068	IPCUR	16-bit MPG input control register (upper)	R/W	0b00000000
0x0069	IPCLR	16-bit MPG input control register (lower)	R/W	0b00000000
0x006A	NCCR	16-bit MPG noise cancellation control register	R/W	0b00000000
0x006B	TCSR	16-bit MPG timer control status register	R/W	0b00000000
0x006C	ADC1	8/10-bit A/D converter control register 1	R/W	0b00000000
0x006D	ADC2	8/10-bit A/D converter control register 2	R/W	0b00000000
0x006E	ADDH	8/10-bit A/D converter data register (upper)	R/W	0b00000000
0x006F	ADDL	8/10-bit A/D converter data register (lower)	R/W	0b00000000
0x0070	—	(Disabled)	—	—
0x0071	FSR2	Flash memory status register 2	R/W	0b00000000
0x0072	FSR	Flash memory status register	R/W	0b000X0000
0x0073	SWRE0	Flash memory sector write control register 0	R/W	0b00000000
0x0074	FSR3	Flash memory status register 3	R	0b000XXXXX
0x0075	FSR4	Flash memory status register 4	R/W	0b00000000
0x0076	WREN	Wild register address compare enable register	R/W	0b00000000
0x0077	WROR	Wild register data test setting register	R/W	0b00000000
0x0078	—	Mirror of register bank pointer (RP) and direct bank pointer (DP)	—	—
0x0079	ILR0	Interrupt level setting register 0	R/W	0b11111111
0x007A	ILR1	Interrupt level setting register 1	R/W	0b11111111
0x007B	ILR2	Interrupt level setting register 2	R/W	0b11111111

Address	Register abbreviation	Register name	R/W	Initial value
0x007C	ILR3	Interrupt level setting register 3	R/W	0b11111111
0x007D	ILR4	Interrupt level setting register 4	R/W	0b11111111
0x007E	ILR5	Interrupt level setting register 5	R/W	0b11111111
0x007F	—	(Disabled)	—	—
0x0F80	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0b00000000
0x0F81	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0b00000000
0x0F82	WRDR0	Wild register data setting register ch. 0	R/W	0b00000000
0x0F83	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0b00000000
0x0F84	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0b00000000
0x0F85	WRDR1	Wild register data setting register ch. 1	R/W	0b00000000
0x0F86	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0b00000000
0x0F87	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0b00000000
0x0F88	WRDR2	Wild register data setting register ch. 2	R/W	0b00000000
0x0F89 to 0x0F91	—	(Disabled)	—	—
0x0F92	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0b00000000
0x0F93	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0b00000000
0x0F94	T01DR	8/16-bit composite timer 01 data register	R/W	0b00000000
0x0F95	T00DR	8/16-bit composite timer 00 data register	R/W	0b00000000
0x0F96	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0b00000000
0x0F97	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0b00000000
0x0F98	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0b00000000
0x0F99	T11DR	8/16-bit composite timer 11 data register	R/W	0b00000000
0x0F9A	T10DR	8/16-bit composite timer 10 data register	R/W	0b00000000
0x0F9B	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0b00000000
0x0F9C	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	0b11111111
0x0F9D	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	0b11111111
0x0F9E	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	0b11111111
0x0F9F	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	0b11111111
0x0FA0	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	0b11111111
0x0FA1	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	0b11111111
0x0FA2	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	0b11111111
0x0FA3	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	0b11111111
0x0FA4	PPGS	8/16-bit PPG start register	R/W	0b00000000
0x0FA5	REVC	8/16-bit PPG output inversion register	R/W	0b00000000

Address	Register abbreviation	Register name	R/W	Initial value
0x0FA6	PPS21	8/16-bit PPG21 cycle setting buffer register	R/W	0b11111111
0x0FA7	PPS20	8/16-bit PPG20 cycle setting buffer register	R/W	0b11111111
0x0FA8	TMRH1	16-bit reload timer timer register (upper) ch. 1	R/W	0b00000000
	TMRLRH1	16-bit reload timer reload register (upper) ch. 1		
0x0FA9	TMRL1	16-bit reload timer timer register (lower) ch. 1	R/W	0b00000000
	TMRLRL1	16-bit reload timer reload register (lower) ch. 1		
0x0FAA	PDS21	8/16-bit PPG21 duty setting buffer register	R/W	0b11111111
0x0FAB	PDS20	8/16-bit PPG20 duty setting buffer register	R/W	0b11111111
0x0FAC to 0x0FAF	—	(Disabled)	—	—
0x0FB0	PDCRH1	16-bit PPG downcounter register (upper) ch. 1	R	0b00000000
0x0FB1	PDCRL1	16-bit PPG downcounter register (lower) ch. 1	R	0b00000000
0x0FB2	PCSRH1	16-bit PPG cycle setting buffer register (upper) ch. 1	R/W	0b11111111
0x0FB3	PCSRL1	16-bit PPG cycle setting buffer register (lower) ch. 1	R/W	0b11111111
0x0FB4	PDUTH1	16-bit PPG duty setting buffer register (upper) ch. 1	R/W	0b11111111
0x0FB5	PDUTL1	16-bit PPG duty setting buffer register (lower) ch. 1	R/W	0b11111111
0x0FB6 to 0x0FBB	—	(Disabled)	—	—
0x0FBC	BGR1	LIN-UART baud rate generator register 1	R/W	0b00000000
0x0FBD	BGR0	LIN-UART baud rate generator register 0	R/W	0b00000000
0x0FBE	PSSR0	UART/SIO dedicated baud rate generator prescaler select register ch. 0	R/W	0b00000000
0x0FBF	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch. 0	R/W	0b00000000
0x0FC0, 0x0FC1	—	(Disabled)	—	—
0x0FC2	AIDRH	A/D input disable register (upper)	R/W	0b00000000
0x0FC3	AIDRL	A/D input disable register (lower)	R/W	0b00000000
0x0FC4	OPDBRH0	16-bit MPG output data buffer register (upper) ch. 0	R/W	0b00000000
0x0FC5	OPDBRL0	16-bit MPG output data buffer register (lower) ch. 0	R/W	0b00000000
0x0FC6	OPDBRH1	16-bit MPG output data buffer register (upper) ch. 1	R/W	0b00000000
0x0FC7	OPDBRL1	16-bit MPG output data buffer register (lower) ch. 1	R/W	0b00000000
0x0FC8	OPDBRH2	16-bit MPG output data buffer register (upper) ch. 2	R/W	0b00000000
0x0FC9	OPDBRL2	16-bit MPG output data buffer register (lower) ch. 2	R/W	0b00000000
0x0FCA	OPDBRH3	16-bit MPG output data buffer register (upper) ch. 3	R/W	0b00000000
0x0FCB	OPDBRL3	16-bit MPG output data buffer register (lower) ch. 3	R/W	0b00000000
0x0FCC	OPDBRH4	16-bit MPG output data buffer register (upper) ch. 4	R/W	0b00000000

Address	Register abbreviation	Register name	R/W	Initial value
0x0FCD	OPDBRL4	16-bit MPG output data buffer register (lower) ch. 4	R/W	0b00000000
0x0FCE	OPDBRH5	16-bit MPG output data buffer register (upper) ch. 5	R/W	0b00000000
0x0FCF	OPDBRL5	16-bit MPG output data buffer register (lower) ch. 5	R/W	0b00000000
0x0FD0	OPDBRH6	16-bit MPG output data buffer register (upper) ch. 6	R/W	0b00000000
0x0FD1	OPDBRL6	16-bit MPG output data buffer register (lower) ch. 6	R/W	0b00000000
0x0FD2	OPDBRH7	16-bit MPG output data buffer register (upper) ch. 7	R/W	0b00000000
0x0FD3	OPDBRL7	16-bit MPG output data buffer register (lower) ch. 7	R/W	0b00000000
0x0FD4	OPDBRH8	16-bit MPG output data buffer register (upper) ch. 8	R/W	0b00000000
0x0FD5	OPDBRL8	16-bit MPG output data buffer register (lower) ch. 8	R/W	0b00000000
0x0FD6	OPDBRH9	16-bit MPG output data buffer register (upper) ch. 9	R/W	0b00000000
0x0FD7	OPDBRL9	16-bit MPG output data buffer register (lower) ch. 9	R/W	0b00000000
0x0FD8	OPDBRHA	16-bit MPG output data buffer register (upper) ch. A	R/W	0b00000000
0x0FD9	OPDBRLA	16-bit MPG output data buffer register (lower) ch. A	R/W	0b00000000
0x0FDA	OPDBRHB	16-bit MPG output data buffer register (upper) ch. B	R/W	0b00000000
0x0FDB	OPDBRLB	16-bit MPG output data buffer register (lower) ch. B	R/W	0b00000000
0x0FDC	OPDUR	16-bit MPG output data register (upper)	R	0b0000XXXX
0x0FDD	OPDLR	16-bit MPG output data register (lower)	R	0bXXXXXXXX
0x0FDE	CPCUR	16-bit MPG compare clear register (upper)	R/W	0bXXXXXXXX
0x0FDF	CPCLR	16-bit MPG compare clear register (lower)	R/W	0bXXXXXXXX
0x0FE0	LVDPW	LVD reset circuit password register	R/W	0b00000000
0x0FE1	—	(Disabled)	—	—
0x0FE2	TMBUR	16-bit MPG timer buffer register (upper)	R	0bXXXXXXXX
0x0FE3	TMBLR	16-bit MPG timer buffer register (lower)	R	0bXXXXXXXX
0x0FE4	CRTH	Main CR clock trimming register (upper)	R/W	0b000XXXXX
0x0FE5	CRTL	Main CR clock trimming register (lower)	R/W	0b000XXXXX
0x0FE6	—	(Disabled)	—	—
0x0FE7	CRTDA	Main CR clock temperature dependent adjustment register	R/W	0b000XXXXX
0x0FE8	SYSC	System configuration register	R/W	0b11000011
0x0FE9	CMCR	Clock monitoring control register	R/W	0b00000000
0x0FEA	CMDR	Clock monitoring data register	R	0b00000000
0x0FEB	WDTH	Watchdog timer selection ID register (upper)	R	0bXXXXXXXX
0x0FEC	WDTL	Watchdog timer selection ID register (lower)	R	0bXXXXXXXX
0x0FED, 0x0FEE	—	(Disabled)	—	—
0x0FEF	WICR	Interrupt pin selection circuit control register	R/W	0b01000000

Address	Register abbreviation	Register name	R/W	Initial value
0x0FF0 to 0x0FFF	—	(Disabled)	—	—

- R/W access symbols
R/W : Readable/Writable
R : Read only
- Initial value symbols
0 : The initial value of this bit is “0”.
1 : The initial value of this bit is “1”.
X : The initial value of this bit is undefined.

Note: Do not write to an address that is “(Disabled)”. If a “(Disabled)” address is read, an indeterminate value is returned.

17. I/O Ports

- List of port registers

Register name		Read/Write	Initial value
Port 0 data register	PDR0	R, RM/W	0b00000000
Port 0 direction register	DDR0	R/W	0b00000000
Port 1 data register	PDR1	R, RM/W	0b00000000
Port 1 direction register	DDR1	R/W	0b00000000
Port 4 data register	PDR4	R, RM/W	0b00000000
Port 4 direction register	DDR4	R/W	0b00000000
Port 6 data register	PDR6	R, RM/W	0b00000000
Port 6 direction register	DDR6	R/W	0b00000000
Port 7 data register	PDR7	R, RM/W	0b00000000
Port 7 direction register	DDR7	R/W	0b00000000
Port F data register	PDRF	R, RM/W	0b00000000
Port F direction register	DDRF	R/W	0b00000000
Port G data register	PDRG	R, RM/W	0b00000000
Port G direction register	DDRG	R/W	0b00000000
Port 0 pull-up register	PUL0	R/W	0b00000000
Port 1 pull-up register	PUL1	R/W	0b00000000
Port 4 pull-up register	PUL4	R/W	0b00000000
Port 6 pull-up register	PUL6	R/W	0b00000000
Port 7 pull-up register	PUL7	R/W	0b00000000
Port G pull-up register	PULG	R/W	0b00000000
A/D input disable register (upper)	AIDRH	R/W	0b00000000
A/D input disable register (lower)	AIDRL	R/W	0b00000000

R/W : Readable/writable (The read value is the same as the write value.)

R, RM/W : Readable/writable (The read value is different from the write value. The write value is read by the read-modify-write (RMW) type of instruction.)

17.1 Port 0

Port 0 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in “New 8FX MB95690K Series Hardware Manual”.

17.1.1 Port 0 configuration


Port 0 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 0 data register (PDR0)
- Port 0 direction register (DDR0)
- Port 0 pull-up register (PUL0)
- A/D input disable register (lower) (AIDRL)

17.1.2 Block diagrams of port 0

- P00/INT00/AN00/CMP0_P pin
This pin has the following peripheral functions:
 - External interrupt input pin (INT00)
 - 8/10-bit A/D converter analog input pin (AN00)
 - Comparator ch. 0 non-inverting analog input (positive input) pin (CMP0_P)
- P01/INT01/AN01/CMP0_N pin
This pin has the following peripheral functions:
 - External interrupt input pin (INT01)
 - 8/10-bit A/D converter analog input pin (AN01)
 - Comparator ch. 0 inverting analog input (negative input) pin (CMP0_N)
- P03/INT03/AN03/CMP1_P pin
This pin has the following peripheral functions:
 - External interrupt input pin (INT03)
 - 8/10-bit A/D converter analog input pin (AN03)
 - Comparator ch. 1 non-inverting analog input (positive input) pin (CMP1_P)
- P04/INT04/AN04/CMP1_N pin
This pin has the following peripheral functions:
 - External interrupt input pin (INT04)
 - 8/10-bit A/D converter analog input pin (AN04)
 - Comparator ch. 1 inverting analog input (negative input) pin (CMP1_N)


- Block diagram of P00/INT00/AN00/CMP0_P, P01/INT01/AN01/CMP0_N, P03/INT03/AN03/CMP1_P and P04/INT04/AN04/CMP1_N



- P02/INT02/AN02/CMP0_O pin
This pin has the following peripheral functions:
 - External interrupt input pin (INT02)
 - 8/10-bit A/D converter analog input pin (AN02)
 - Comparator ch. 0 digital output pin (CMP0_O)

- P05/INT05/AN05/CMP1_O pin
This pin has the following peripheral functions:
 - External interrupt input pin (INT05)
 - 8/10-bit A/D converter analog input pin (AN05)
 - Comparator ch. 1 digital output pin (CMP1_O)


- Block diagram of P02/INT02/AN02/CMP0_O and P05/INT05/AN05/CMP1_O



- P06/INT06/AN06 pin
 - This pin has the following peripheral functions:
 - External interrupt input pin (INT06)
 - 8/10-bit A/D converter analog input pin (AN06)

- P07/INT07/AN07 pin
 - This pin has the following peripheral functions:
 - External interrupt input pin (INT07)
 - 8/10-bit A/D converter analog input pin (AN07)

- Block diagram of P06/INT06/AN06 and P07/INT07/AN07



17.1.3 Port 0 registers

- Port 0 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write
PDR0	0	Pin state is "L" level.	PDR0 value is "0".	As output port, outputs "L" level.
	1	Pin state is "H" level.	PDR0 value is "1".	As output port, outputs "H" level.
DDR0	0	Port input enabled		
	1	Port output enabled		
PUL0	0	Pull-up disabled		
	1	Pull-up enabled		
AIDRL	0	Analog input enabled		
	1	Port input enabled		

- Correspondence between registers and pins for port 0

	Correspondence between related register bits and pins							
Pin name	P07	P06	P05	P04	P03	P02	P01	P00
PDR0	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DDR0								
PUL0								
AIDRL								

17.1.4 Port 0 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR0 register corresponding to that pin is set to “1”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR0 register to external pins.
 - If data is written to the PDR0 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR0 register returns the PDR0 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR0 register corresponding to that pin is set to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When using a pin shared with the analog input function as an input port, set the corresponding bit in the A/D input disable register (lower) (AIDRL) to “1”.
 - If data is written to the PDR0 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR0 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR0 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR0 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR0 register corresponding to the input pin of a peripheral function to “0”.
 - When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRL register corresponding to that pin to “1”.
 - Reading the PDR0 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR0 register, the PDR0 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR0 register are initialized to “0” and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRL register is initialized to “0”.
- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to “1” and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR0 register value. The input of that pin is locked to “L” level and blocked in order to prevent leaks due to input open. However, if the interrupt input is enabled for the external interrupt (INT00 to INT07), the input is enabled and not blocked.
 - If the pin state setting bit is “0”, the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation as an analog input pin
 - Set the bit in the DDR0 register bit corresponding to the analog input pin to “0” and the bit corresponding to that pin in the AIDRL register to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the

corresponding bit in the PUL0 register to “0”.

- Operation as an external interrupt input pin
 - Set the bit in the DDR0 register corresponding to the external interrupt input pin to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - The pin value is always input to the external interrupt circuit. When using a pin for a function other than the interrupt, disable the external interrupt function corresponding to that pin.
- Operation of the pull-up register

Setting the bit in the PUL0 register to “1” makes the pull-up resistor be internally connected to the pin. When the pin output is “L” level, the pull-up resistor is disconnected regardless of the value of the PUL0 register.
- Operation as a comparator input pin (only for P00 and P03)
 - Set the bit in the AIDRL register corresponding to the comparator input pin to “0”.
 - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit in the comparator control register ch. 0/ch. 1 (CMR0/CMR1:VCID) is set to “0”, the comparator input function is enabled.
 - To disable the comparator input function, set the VCID bit to “1”.
 - For details of the comparator, refer to “CHAPTER 28 COMPARATOR” in “New 8FX MB95690K Series Hardware Manual”.
- Operation as a comparator input pin (only for P01 and P04)
 - Set the bit in the AIDRL register corresponding to the comparator input pin to “0”.
 - Regardless of the value of the PDR0 register and that of the DDR0 register, if the comparator analog input enable bit (VCID) and the negative analog input voltage source select bit (BGRS) in the comparator control register ch. 0/ch. 1 (CMR0/CMR1) are both set to “0”, the comparator input function is enabled.
 - To disable the comparator input function, set the VCID bit or the BGRS bit to “1”.
 - For details of the comparator, refer to “CHAPTER 28 COMPARATOR” in “New 8FX MB95690K Series Hardware Manual”.

17.2 Port 1

Port 1 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in “New 8FX MB95690K Series Hardware Manual”.

17.2.1 Port 1 configuration

Port 1 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 1 data register (PDR1)
- Port 1 direction register (DDR1)
- Port 1 pull-up register (PUL1)

17.2.2 Block diagrams of port 1

• P10/PPG10* pin

This pin has the following peripheral function:

- 8/16-bit PPG ch. 1 output pin (PPG10)

• P11/PPG11* pin

This pin has the following peripheral function:

- 8/16-bit PPG ch. 1 output pin (PPG11)

• P13/PPG00* pin

This pin has the following peripheral function:

- 8/16-bit PPG ch. 0 output pin (PPG00)

• P14/PPG01* pin

This pin has the following peripheral function:

- 8/16-bit PPG ch. 0 output pin (PPG01)

• P15/PPG20* pin

This pin has the following peripheral function:

- 8/16-bit PPG ch. 2 output pin (PPG20)

• P16/PPG21* pin


This pin has the following peripheral function:

- 8/16-bit PPG ch. 2 output pin (PPG21)

*: The 8/16-bit PPG output pins are mapped to pins according to the setting of the PPGSEL bit in the SYSC register. See the table below for details.


8/16-bit PPG output pin	SYSC:PPGSEL = 0	SYSC:PPGSEL = 1
	Pin	
PPG00	P13	P62
PPG01	P14	P63
PPG10	P10	P64
PPG11	P11	P65
PPG20	P15	P66
PPG21	P16	P67

- Block diagram of P10/PPG10, P11/PPG11, P13/PPG00, P14/PPG01, P15/PPG20 and P16/PPG21




- P12/DBG pin
This pin has the following peripheral function:
 - DBG input pin (DBG)

- Block diagram of P12/DBG



- P17/SNI0 pin
 - This pin has the following peripheral function:
 - Trigger input pin for the position detection function of the MPG waveform sequencer (SNI0)

- Block diagram of P17/SNI0



17.2.3 Port 1 registers

- Port 1 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write
PDR1	0	Pin state is "L" level.	PDR1 value is "0".	As output port, outputs "L" level.
	1	Pin state is "H" level.	PDR1 value is "1".	As output port, outputs "H" level.*
DDR1	0	Port input enabled		
	1	Port output enabled		
PUL1	0	Pull-up disabled		
	1	Pull-up enabled		

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

- Correspondence between registers and pins for port 1

	Correspondence between related register bits and pins							
Pin name	P17	P16	P15	P14	P13	P12	P11	P10
PDR1	bit7	bit6	bit5	bit4	bit3	bit2*	bit1	bit0
DDR1								
PUL1								

*: Though P12 has no pull-up function, bit2 in the PUL1 register can still be accessed. The operation of P12 is not affected by the setting of bit2 in the PUL1 register.

17.2.4 Port 1 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR1 register corresponding to that pin is set to “1”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR1 register to external pins.
 - If data is written to the PDR1 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR1 register returns the PDR1 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR1 register corresponding to that pin is set to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDR1 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR1 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR1 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR1 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR1 register corresponding to the input pin of a peripheral function to “0”.
 - Reading the PDR1 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR1 register, the PDR1 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR1 register are initialized to “0” and port input is enabled.
- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to “1” and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR1 register value. The input of that pin is locked to “L” level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is “0”, the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL1 register to “1” makes the pull-up resistor be internally connected to the pin. When the pin output is “L” level, the pull-up resistor is disconnected regardless of the value of the PUL1 register.

17.3 Port 4

Port 4 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in “New 8FX MB95690K Series Hardware Manual”.

17.3.1 Port 4 configuration


Port 4 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 4 data register (PDR4)
- Port 4 direction register (DDR4)
- Port 4 pull-up register (PUL4)
- A/D input disable register (upper) (AIDRH)


17.3.2 Block diagrams of port 4

- P40/AN08 pin
This pin has the following peripheral function:
 - 8/10-bit A/D converter analog input pin (AN08)
- P41/AN09 pin
This pin has the following peripheral function:
 - 8/10-bit A/D converter analog input pin (AN09)
- P42/AN10 pin
This pin has the following peripheral function:
 - 8/10-bit A/D converter analog input pin (AN10)
- P43/AN11 pin
This pin has the following peripheral function:
 - 8/10-bit A/D converter analog input pin (AN11)

- Block diagram of P40/AN08, P41/AN09, P42/AN10 and P43/AN11




- P44/TO1 pin
This pin has the following peripheral function:
 - 16-bit reload timer ch. 1 output pin (TO1)
- P46/SOT pin
This pin has the following peripheral function:
 - LIN-UART data output pin (SOT)
- Block diagram of P44/TO1 and P46/SOT




- P45/SCK pin
This pin has the following peripheral functions:
 - LIN-UART clock I/O pin (SCK)

- Block diagram of P45/SCK



- P47/SIN pin
This pin has the following peripheral function:
 - LIN-UART data input pin (SIN)

• Block diagram of P47/SIN



17.3.3 Port 4 registers

- Port 4 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write
PDR4	0	Pin state is "L" level.	PDR4 value is "0".	As output port, outputs "L" level.
	1	Pin state is "H" level.	PDR4 value is "1".	As output port, outputs "H" level.
DDR4	0	Port input enabled		
	1	Port output enabled		
PUL4	0	Pull-up disabled		
	1	Pull-up enabled		
AIDRH	0	Analog input enabled		
	1	Port input enabled		

- Correspondence between registers and pins for port 4

	Correspondence between related register bits and pins							
Pin name	P47	P46	P45	P44	P43	P42	P41	P40
PDR4	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DDR4								
PUL4								
AIDRH	-	-	-	-				

17.3.4 Port 4 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR4 register corresponding to that pin is set to “1”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR4 register to external pins.
 - If data is written to the PDR4 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR4 register returns the PDR4 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR4 register corresponding to that pin is set to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When using a pin shared with the analog input function as an input port, set the corresponding bit in the A/D input disable register (upper) (AIDRH) to “1”
 - If data is written to the PDR4 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR4 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR4 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR4 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR4 register corresponding to the input pin of a peripheral function to “0”.
 - When using a pin shared with the analog input function as another peripheral function input pin, configure it as an input port by setting the bit in the AIDRH register corresponding to that pin to “1”.
 - Reading the PDR4 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR4 register, the PDR4 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR4 register are initialized to “0” and port input is enabled. As for a pin shared with the analog input function, its port input is disabled because the AIDRH register is initialized to “0”.
- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to “1” and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR4 register value. The input of that pin is locked to “L” level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P45/SCK and P47/SIN is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
 - If the pin state setting bit is “0”, the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation as an analog input pin
 - Set the bit in the DDR4 register bit corresponding to the analog input pin to “0” and the bit corresponding to that pin in the AIDRH register to “0”.

- For a pin shared with other peripheral functions, disable the output of such peripheral functions. In addition, set the corresponding bit in the PUL4 register to “0”.
- Operation of the pull-up register
 Setting the bit in the PUL4 register to “1” makes the pull-up resistor be internally connected to the pin. When the pin output is “L” level, the pull-up resistor is disconnected regardless of the value of the PUL4 register.

17.4 Port 6

Port 6 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in “New 8FX MB95690K Series Hardware Manual”.

17.4.1 Port 6 configuration

Port 6 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 6 data register (PDR6)
- Port 6 direction register (DDR6)
- Port 6 pull-up register (PUL6)

17.4.2 Block diagrams of port 6

- P60/DTTI pin

This pin has the following peripheral function:


- MPG waveform sequencer input pin (DTTI)

- P61/TI1 pin


This pin has the following peripheral function:

- 16-bit reload timer ch. 1 input pin (TI1)

- Block diagram of P60/DTTI and P61/TI1




- P62/OPT0/PPG00/TO10 pin
 This pin has the following peripheral functions:
 - MPG waveform sequencer output pin (OPT0)
 - 8/16-bit PPG ch. 0 output pin (PPG00)
 - 8/16-bit composite timer ch. 1 output pin (TO10)
- P63/OPT1/PPG01/TO11 pin
 This pin has the following peripheral functions:
 - MPG waveform sequencer output pin (OPT1)
 - 8/16-bit PPG ch. 0 output pin (PPG01)
 - 8/16-bit composite timer ch. 1 output pin (TO11)
- P65/OPT3/PPG11 pin
 This pin has the following peripheral functions:
 - MPG waveform sequencer output pin (OPT3)
 - 8/16-bit PPG ch. 1 output pin (PPG11)
- P66/OPT4/PPG20/PPG1 pin
 This pin has the following peripheral functions:
 - MPG waveform sequencer output pin (OPT4)
 - 8/16-bit PPG ch. 2 output pin (PPG20)
 - 16-bit PPG timer ch. 1 output pin (PPG1)
- Block diagram of P62/OPT0/PPG00/TO10, P63/OPT1/PPG01/TO11, P65/OPT3/PPG11 and P66/OPT4/PPG20/PPG1



- P64/OPT2/PPG10/EC1 pin
 This pin has the following peripheral functions:
 - MPG waveform sequencer output pin (OPT2)
 - 8/16-bit PPG ch. 1 output pin (PPG10)
 - 8/16-bit composite timer ch. 1 clock input pin (EC1)

- P67/OPT5/PPG21/TRG1 pin
 This pin has the following peripheral functions:
 - MPG waveform sequencer output pin (OPT5)
 - 8/16-bit PPG ch. 2 output pin (PPG21)
 - 16-bit PPG timer ch. 1 trigger input pin (TRG1)

- Block diagram of P64/OPT2/PPG10/EC1 and P67/OPT5/PPG21/TRG1



17.4.3 Port 6 registers

- Port 6 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write
PDR6	0	Pin state is "L" level.	PDR6 value is "0".	As output port, outputs "L" level.
	1	Pin state is "H" level.	PDR6 value is "1".	As output port, outputs "H" level.
DDR6	0	Port input enabled		
	1	Port output enabled		
PUL6	0	Pull-up disabled		
	1	Pull-up enabled		

- Correspondence between registers and pins for port 6

	Correspondence between related register bits and pins							
Pin name	P67	P66	P65	P64	P63	P62	P61	P60
PDR6	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DDR6								
PUL6								

17.4.4 Port 6 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR6 register corresponding to that pin is set to “1”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR6 register to external pins.
 - If data is written to the PDR6 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR6 register returns the PDR6 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR6 register corresponding to that pin is set to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDR6 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR6 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR6 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR6 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR6 register corresponding to the input pin of a peripheral function to “0”.
 - Reading the PDR6 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR6 register, the PDR6 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR6 register are initialized to “0” and port input is enabled.
- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to “1” and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR6 register value. The input of that pin is locked to “L” level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P64/EC1 and P67/TRG1 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
 - If the pin state setting bit is “0”, the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL6 register to “1” makes the pull-up resistor be internally connected to the pin. When the pin output is “L” level, the pull-up resistor is disconnected regardless of the value of the PUL6 register.

17.5 Port 7

Port 7 is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in “New 8FX MB95690K Series Hardware Manual”.

17.5.1 Port 7 configuration

Port 7 is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port 7 data register (PDR7)
- Port 7 direction register (DDR7)
- Port 7 pull-up register (PUL7)

17.5.2 Block diagrams of port 7

• P70/TO00 pin

This pin has the following peripheral function:

- 8/16-bit composite time ch. 0 output pin (TO00)

• P71/TO01 pin

This pin has the following peripheral function:


- 8/16-bit composite timer ch. 0 output pin (TO01)

• P76/U00 pin

This pin has the following peripheral function:

- UART/SIO ch. 0 data output pin (U00)


• Block diagram of P70/TO00, P71/TO01 and P76/U00



- P72/SCL pin
This pin has the following peripheral function:
 - I²C bus interface ch. 0 clock I/O pin (SCL)


- P73/SDA pin
This pin has the following peripheral function:
 - I²C bus interface ch. 0 data I/O pin (SDA)

- Block diagram of P72/SCL and P73/SDA




- P74/EC0 pin
This pin has the following peripheral functions:
 - 8/16-bit composite timer ch. 0 clock input pin (EC0)

• Block diagram of P74/EC0




- P75/UCK0 pin
 - This pin has the following peripheral function:
 - UART/SIO ch. 0 clock I/O pin (UCK0)

- Block diagram of P75/UCK0



- P77/UI0 pin
 - This pin has the following peripheral function:
 - UART/SIO ch. 0 data input pin (UI0)

- Block diagram of P77/UI0



17.5.3 Port 7 registers

- Port 7 register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write
PDR7	0	Pin state is "L" level.	PDR7 value is "0".	As output port, outputs "L" level.
	1	Pin state is "H" level.	PDR7 value is "1".	As output port, outputs "H" level.*
DDR7	0	Port input enabled		
	1	Port output enabled		
PUL7	0	Pull-up disabled		
	1	Pull-up enabled		

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

- Correspondence between registers and pins for port 7

	Correspondence between related register bits and pins							
Pin name	P77	P76	P75	P74	P73	P72	P71	P70
PDR7	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DDR7								
PUL7					-	-		

17.5.4 Port 7 operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDR7 register corresponding to that pin is set to “1”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDR7 register to external pins.
 - If data is written to the PDR7 register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDR7 register returns the PDR7 register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDR7 register corresponding to that pin is set to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDR7 register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDR7 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.
- Operation as a peripheral function output pin
 - A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a peripheral function corresponding to that pin.
 - The pin value can be read from the PDR7 register even if the peripheral function output is enabled. Therefore, the output value of a peripheral function can be read by the read operation on the PDR7 register. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDR7 register corresponding to the input pin of a peripheral function to “0”.
 - Reading the PDR7 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDR7 register, the PDR7 register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDR7 register are initialized to “0” and port input is enabled.
- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to “1” and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDR7 register value. The input of that pin is locked to “L” level and blocked in order to prevent leaks due to input open. However, if the interrupt input of P74/EC0, P75/UCK0 and P77/UI0 is enabled by the external interrupt control register ch. 0 (EIC00) of the external interrupt circuit and the interrupt pin selection circuit control register (WICR) of the interrupt pin selection circuit, the input is enabled and is not blocked.
 - If the pin state setting bit is “0”, the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PUL7 register to “1” makes the pull-up resistor be internally connected to the pin. When the pin output is “L” level, the pull-up resistor is disconnected regardless of the value of the PUL7 register.

17.6 Port F

Port F is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in “New 8FX MB95690K Series Hardware Manual”.

17.6.1 Port F configuration

Port F is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port F data register (PDRF)
- Port F direction register (DDRF)

17.6.2 Block diagrams of port F

• PF0/X0 pin

This pin has the following peripheral function:


- Main clock input oscillation pin (X0)

• PF1/X1 pin

This pin has the following peripheral function:

- Main clock I/O oscillation pin (X1)

• Block diagram of PF0/X0 and PF1/X1




• PF2/ $\overline{\text{RST}}$ pin

This pin has the following peripheral function:

- Reset pin ($\overline{\text{RST}}$)

• Block diagram of PF2/ $\overline{\text{RST}}$



17.6.3 Port F registers

• Port F register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write
PDRF	0	Pin state is "L" level.	PDRF value is "0".	As output port, outputs "L" level.
	1	Pin state is "H" level.	PDRF value is "1".	As output port, outputs "H" level.*
DDRF	0	Port input enabled		
	1	Port output enabled		

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

• Correspondence between registers and pins for port F

	Correspondence between related register bits and pins							
Pin name	-	-	-	-	-	PF2	PF1	PF0
PDRF	-	-	-	-	-	bit2*	bit1	bit0
DDRF	-	-	-	-	-			

*: When the external reset is selected (SYSC:RSTEN = 1), the port function cannot be used.

17.6.4 Port F operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDRF register corresponding to that pin is set to “1”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRF register to external pins.
 - If data is written to the PDRF register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRF register returns the PDRF register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDRF register corresponding to that pin is set to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDRF register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDRF register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRF register, the PDRF register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDRF register are initialized to “0” and port input is enabled.
- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to “1” and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRF register value. The input of that pin is locked to “L” level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is “0”, the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.

17.7 Port G

Port G is a general-purpose I/O port. This section focuses on its functions as a general-purpose I/O port. For details of peripheral functions, refer to their respective chapters in “New 8FX MB95690K Series Hardware Manual”.

17.7.1 Port G configuration

Port G is made up of the following elements.

- General-purpose I/O pins/peripheral function I/O pins
- Port G data register (PDRG)
- Port G direction register (DDRG)
- Port G pull-up register (PULG)

17.7.2 Block diagram of port G

• PG1/X0A/SNI1 pin

This pin has the following peripheral functions:


- Subclock input oscillation pin (X0A)
- Trigger input pin for the position detection function of the MPG waveform sequencer (SNI1)

• PG2/X1A/SNI2 pin

This pin has the following peripheral functions:

- Subclock I/O oscillation pin (X1A)
- Trigger input pin for the position detection function of the MPG waveform sequencer (SNI2)

• Block diagram of PG1/X0A/SNI1 and PG2/X1A/SNI2



17.7.3 Port G registers

- Port G register functions

Register abbreviation	Data	Read	Read by read-modify-write (RMW) instruction	Write
PDRG	0	Pin state is "L" level.	PDRG value is "0".	As output port, outputs "L" level.
	1	Pin state is "H" level.	PDRG value is "1".	As output port, outputs "H" level.
DDRG	0	Port input enabled		
	1	Port output enabled		
PULG	0	Pull-up disabled		
	1	Pull-up enabled		

- Correspondence between registers and pins for port G

	Correspondence between related register bits and pins							
Pin name	-	-	-	-	-	PG2	PG1	-
PDRG	-	-	-	-	-	bit2	bit1	-
DDRG								
PULG								

17.7.4 Port G operations

- Operation as an output port
 - A pin becomes an output port if the bit in the DDRG register corresponding to that pin is set to “1”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - When a pin is used as an output port, it outputs the value of the PDRG register to external pins.
 - If data is written to the PDRG register, the value is stored in the output latch and is output to the pin set as an output port as it is.
 - Reading the PDRG register returns the PDRG register value.
- Operation as an input port
 - A pin becomes an input port if the bit in the DDRG register corresponding to that pin is set to “0”.
 - For a pin shared with other peripheral functions, disable the output of such peripheral functions.
 - If data is written to the PDRG register, the value is stored in the output latch but is not output to the pin set as an input port.
 - Reading the PDRG register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.
- Operation as a peripheral function input pin
 - To set a pin as an input port, set the bit in the DDRG register corresponding to the input pin of a peripheral function to “0”.
 - Reading the PDRG register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin. However, if the read-modify-write (RMW) type of instruction is used to read the PDRG register, the PDRG register value is returned.
- Operation at reset

If the CPU is reset, all bits in the DDRG register are initialized to “0” and port input is enabled.
- Operation in stop mode and watch mode
 - If the pin state setting bit in the standby control register (STBC:SPL) is set to “1” and the device transits to stop mode or watch mode, the pin is compulsorily made to enter the high impedance state regardless of the DDRG register value. The input of that pin is locked to “L” level and blocked in order to prevent leaks due to input open.
 - If the pin state setting bit is “0”, the state of the port I/O or that of the peripheral function I/O remains unchanged and the output level is maintained.
- Operation of the pull-up register

Setting the bit in the PULG register to “1” makes the pull-up resistor be internally connected to the pin. When the pin output is “L” level, the pull-up resistor is disconnected regardless of the value of the PULG register.

18. Interrupt Source Table

Interrupt source	Interrupt request number	Vector table address		Interrupt level setting register		Priority order of interrupt sources of the same level (occurring simultaneously)
		Upper	Lower	Register	Bit	
External interrupt ch. 0	IRQ00	0xFFFA	0xFFFB	ILR0	L00 [1:0]	High ↑ ↓ Low
External interrupt ch. 4						
External interrupt ch. 1	IRQ01	0xFFF8	0xFFF9	ILR0	L01 [1:0]	
External interrupt ch. 5						
External interrupt ch. 2	IRQ02	0xFFF6	0xFFF7	ILR0	L02 [1:0]	
External interrupt ch. 6						
External interrupt ch. 3	IRQ03	0xFFF4	0xFFF5	ILR0	L03 [1:0]	
External interrupt ch. 7						
UART/SIO ch. 0	IRQ04	0xFFF2	0xFFF3	ILR1	L04 [1:0]	
MPG (DTTI)						
8/16-bit composite timer ch. 0 (lower)	IRQ05	0xFFF0	0xFFF1	ILR1	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)						
8/16-bit composite timer ch. 0 (upper)	IRQ06	0xFFEE	0xFFEF	ILR1	L06 [1:0]	
LIN-UART (reception)						
LIN-UART (transmission)	IRQ07	0xFFEC	0xFFED	ILR1	L07 [1:0]	
8/16-bit PPG ch. 1 (lower)						
8/16-bit PPG ch. 1 (upper)	IRQ08	0xFFEA	0xFFEB	ILR2	L08 [1:0]	
8/16-bit PPG ch. 2 (upper)						
8/16-bit PPG ch. 2 (upper)	IRQ09	0xFFE8	0xFFE9	ILR2	L09 [1:0]	
8/16-bit PPG ch. 0 (upper)						
8/16-bit PPG ch. 0 (upper)	IRQ10	0xFFE6	0xFFE7	ILR2	L10 [1:0]	
8/16-bit PPG ch. 0 (lower)						
8/16-bit PPG ch. 0 (lower)	IRQ11	0xFFE4	0xFFE5	ILR2	L11 [1:0]	
8/16-bit composite timer ch. 1 (upper)						
8/16-bit composite timer ch. 1 (upper)	IRQ12	0xFFE2	0xFFE3	ILR3	L12 [1:0]	
8/16-bit composite timer ch. 2 (upper)						
8/16-bit composite timer ch. 2 (lower)	IRQ13	0xFFE0	0xFFE1	ILR3	L13 [1:0]	
16-bit reload timer ch. 1						
MPG (write timing/compare clear)	IRQ14	0xFFDE	0xFFDF	ILR3	L14 [1:0]	
I ² C bus interface ch. 0						
16-bit PPG timer ch. 1	IRQ15	0xFFDC	0xFFDD	ILR3	L15 [1:0]	
MPG (position detection/compare interrupt)						
8/10-bit A/D converter	IRQ16	0xFFDA	0xFFDB	ILR4	L16 [1:0]	
Time-base timer						
Watch prescaler	IRQ17	0xFFD8	0xFFD9	ILR4	L17 [1:0]	
Comparator ch. 0						
Comparator ch. 1	IRQ18	0xFFD6	0xFFD7	ILR4	L18 [1:0]	
8/16-bit composite timer ch. 1 (lower)						
Flash memory	IRQ19	0xFFD4	0xFFD5	ILR4	L19 [1:0]	
	IRQ20	0xFFD2	0xFFD3	ILR5	L20 [1:0]	
	IRQ21	0xFFD0	0xFFD1	ILR5	L21 [1:0]	
	IRQ22	0xFFCE	0xFFCF	ILR5	L22 [1:0]	
	IRQ23	0xFFCC	0xFFCD	ILR5	L23 [1:0]	

19. Pin States In Each Mode

Pin name	Normal operation	Sleep mode	Stop mode		Watch mode		On reset
			SPL=0	SPL=1	SPL=0	SPL=1	
PF0/X0	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1, *2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1, *2	- Hi-Z - Input enabled*3 (However, it does not function.)
PF1/X1	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1, *2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1, *2	- Hi-Z - Input enabled*3 (However, it does not function.)
PF2/RST	Reset input*4	Reset input*4	Reset input	Reset input	Reset input	Reset input	Reset input*4
	I/O port	I/O port	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1, *2	- Previous state kept - Input blocked*1, *2	- Hi-Z - Input blocked*1, *2	- Hi-Z - Input enabled*3 (However, it does not function.)
PG1/X0A/ SNI1	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z*5 - Input blocked*1, *2	- Previous state kept - Input blocked*1, *2	- Hi-Z*5 - Input blocked*1, *2	- Hi-Z - Input enabled*3 (However, it does not function.)
PG2/X1A/ SNI2	Oscillation input	Oscillation input	Hi-Z	Hi-Z	Hi-Z	Hi-Z	—
	I/O port*1	I/O port*1	- Previous state kept - Input blocked*1, *2	- Hi-Z*5 - Input blocked*1, *2	- Previous state kept - Input blocked*1, *2	- Hi-Z*5 - Input blocked*1, *2	- Hi-Z - Input enabled*3 (However, it does not function.)
P00/INT00/ AN00/ CMP0_P	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	- Previous state kept - Input blocked*2, *6	- Hi-Z*5 - Input blocked*2, *6	- Previous state kept - Input blocked*2, *6	- Hi-Z*5 - Input blocked*2, *6	- Hi-Z - Input blocked*2
P01/INT01/ AN01/ CMP0_N							
P03/INT03/ AN03/ CMP1_P							
P04/INT04/ AN04/ CMP1_N							
P02/INT02/ AN02/ CMP0_O	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	- Previous state kept*8 - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Previous state kept*8 - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Hi-Z - Input blocked*2
P05/INT05/ AN05/ CMP1_O							
P06/INT06/ AN06	I/O port/ peripheral function I/O/ analog input	I/O port/ peripheral function I/O/ analog input	- Previous state kept - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Previous state kept - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Hi-Z - Input blocked*2
P07/INT07/ AN07							

Pin name	Normal operation	Sleep mode	Stop mode		Watch mode		On reset
			SPL=0	SPL=1	SPL=0	SPL=1	
P12/DBG	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z - Input blocked*2	- Hi-Z - Input enabled*3 (However, it does not function.)
P10/PPG10	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Hi-Z - Input enabled*3 (However, it does not function.)
P11/PPG11							
P13/PPG00							
P14/PPG01							
P15/PPG20							
P16/PPG21							
P17/SNI0	I/O port/ analog input	I/O port/ analog input	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z - Input blocked*2	- Hi-Z - Input blocked*2
P40/AN08							
P41/AN09							
P42/AN10							
P43/AN11	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Hi-Z - Input enabled*3 (However, it does not function.)
P44/TO1							
P46/SOT	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Hi-Z - Input enabled*3 (However, it does not function.)
P45/SCK							
P47/SIN	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2, *7	- Hi-Z*5 - Input blocked*7	- Previous state kept - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Hi-Z - Input enabled*3 (However, it does not function.)
P60/DTTI							
P61/TI1	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Hi-Z - Input enabled*3 (However, it does not function.)
P62/TO10/ PPG00/ OPT0							
P63/TO11/ PPG01/ OPT1							
P65/PPG11/ OPT3							
P66/PPG1/ PPG20/ OPT4							
P64/EC1/ PPG10/ OPT2	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Previous state kept - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Hi-Z - Input enabled*3 (However, it does not function.)
P67/TRG1/ PPG21/ OPT5							

(Continued)

Pin name	Normal operation	Sleep mode	Stop mode		Watch mode		On reset
			SPL=0	SPL=1	SPL=0	SPL=1	
P72/SCL	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2, *9	- Hi-Z - Input blocked*2, *9	- Previous state kept - Input blocked*2, *9	- Hi-Z - Input blocked*2, *9	- Hi-Z - Input enabled*3 (However, it does not function.)
P73/SDA							
P70/TO00	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Previous state kept - Input blocked*2	- Hi-Z*5 - Input blocked*2	- Hi-Z - Input enabled*3 (However, it does not function.)
P71/TO01							
P76/U00							
P74/EC0	I/O port/ peripheral function I/O	I/O port/ peripheral function I/O	- Previous state kept - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Previous state kept - Input blocked*2, *7	- Hi-Z*5 - Input blocked*2, *7	- Hi-Z - Input enabled*3 (However, it does not function.)
P75/UCK0							
P77/UI0							

SPL: Pin state setting bit in the standby control register (STBC:SPL)

Hi-Z: High impedance

*1: The pin stays at the state shown when configured as a general-purpose I/O port.

*2: "Input blocked" means direct input gate operation from the pin is disabled.

*3: "Input enabled" means that the input function is enabled. While the input function is enabled, execute a pull-up or pull-down operation in order to prevent leaks due to external input. If a pin is used as an output port, its pin state is the same as that of other ports.

 *4: The PF2/RST $\bar{N}$ pin stays at the state shown when configured as a reset pin.

*5: The pull-up control setting is still effective.

*6: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled, and an analog signal can also be input to generate a comparator interrupt when the comparator interrupt is enabled.

*7: Though input is blocked, an external interrupt can be input when the external interrupt request is enabled.

*8: The output function of the comparator is still in operation in stop mode and watch mode.

 *9: The I²C bus interface can wake up the MCU in stop mode or watch mode when its MCU standby mode wakeup function is enabled. For details of the MCU standby mode wakeup function, refer to "New 8FX MB95690K Series Hardware Manual".

20. Electrical Characteristics

20.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6$	V	
Input voltage*1	V_I	$V_{SS} - 0.3$	$V_{SS} + 6$	V	*2
Output voltage*1	V_O	$V_{SS} - 0.3$	$V_{SS} + 6$	V	*2
Maximum clamp current	I_{CLAMP}	-2	+2	mA	Applicable to specific pins*3
Total maximum clamp current	$\sum I_{CLAMP} $	—	20	mA	Applicable to specific pins*3
“L” level maximum output current	I_{OL}	—	15	mA	
“L” level average current	I_{OLAV1}	—	4	mA	Other than P60 to P67 Average output current = operating current $\times$ operating ratio (1 pin)
	I_{OLAV2}		12		P60 to P67 Average output current = operating current $\times$ operating ratio (1 pin)
“L” level total maximum output current	$\sum I_{OL}$	—	100	mA	
“L” level total average output current	$\sum I_{OLAV}$	—	37	mA	Total average output current = operating current $\times$ operating ratio (Total number of pins)
“H” level maximum output current	I_{OH}	—	-15	mA	
“H” level average current	I_{OHAV1}	—	-4	mA	Other than P60 to P67 Average output current = operating current $\times$ operating ratio (1 pin)
	I_{OHAV2}		-8		P60 to P67 Average output current = operating current $\times$ operating ratio (1 pin)
“H” level total maximum output current	$\sum I_{OH}$	—	-100	mA	
“H” level total average output current	$\sum I_{OHAV}$	—	-47	mA	Total average output current = operating current $\times$ operating ratio (Total number of pins)
Power consumption	P_d	—	320	mW	
Operating temperature	T_A	-40	+85	°C	
Storage temperature	T_{stg}	-55	+150	°C	


*1: These parameters are based on the condition that V_{SS} is 0.0 V.

*2: V_I and V_O must not exceed $V_{CC} + 0.3$ V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.

*3: Specific pins: P00 to P07, P10, P11, P13 to P17, P40 to P47, P60 to P67, P70, P71, P74 to P77, PF0, PF1, PG1, PG2

- Use under recommended operating conditions.
- Use with DC voltage (current).
- The HV (High Voltage) signal is an input signal exceeding the V_{CC} voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
- The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
- When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the V_{CC} pin, affecting other devices.
- If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
- If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
- Do not leave the HV (High Voltage) input pin unconnected.
- Example of a recommended circuit:

- Input/Output equivalent circuit



WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.


20.2 Recommended Operating Conditions

 (V_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V _{CC}	2.88	5.5	V	
Decoupling capacitor	C _s	0.022	1	μF	*
Operating temperature	T _A	-40	+85	°C	Other than on-chip debug mode
		+5	+35		On-chip debug mode

- *: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The decoupling capacitor for the V_{CC} pin must have a capacitance equal to or larger than the capacitance of C_s. For the connection to a decoupling capacitor C_s, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C_s and the distance between C_s and the V_{SS} pin when designing the layout of a printed circuit board.

- DBG / $\overline{\text{RST}}$ / C pins connection diagram



- *: Connect the DBG pin to an external pull-up resistor of 2 kΩ or above. After power-on, ensure that the DBG pin does not stay at "L" level until the reset output is released. The DBG pin becomes a communication pin in debug mode. Since the actual pull-up resistance depends on the tool used and the interconnection length, refer to the tool document when selecting a pull-up resistor.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

20.3 DC Characteristics

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	V_{IH1}	P47, P72, P73, P77	—	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	CMOS input level
	V_{IHS}	Other than P47, P72, P73, P77, PF2	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	Hysteresis input
	V_{IHM}	PF2	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	Hysteresis input
“L” level input voltage	V_{IL1}	P47, P72, P73, P77	—	$V_{SS} - 0.3$	—	$0.3 V_{CC}$	V	CMOS input level
	V_{ILS}	Other than P47, P72, P73, P77, PF2	—	$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	Hysteresis input
	V_{ILM}	PF2	—	$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	Hysteresis input
Open-drain output application voltage	V_D	P12, P72, P73, PF2	—	$V_{SS} - 0.3$	—	$V_{SS} + 5.5$	V	
“H” level output voltage	V_{OH1}	Output pins other than P12, P60 to P67, PF2	$I_{OH} = -4 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
	V_{OH2}	P60 to P67	$I_{OH} = -8 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
“L” level output voltage	V_{OL1}	Output pins other than P60 to P67	$I_{OL} = 4 \text{ mA}$	—	—	0.4	V	
	V_{OL2}	P60 to P67	$I_{OL} = 12 \text{ mA}$	—	—	0.4	V	
Input leak current (Hi-Z output leak current)	I_{LI}	All input pins	$0.0 \text{ V} < V_I < V_{CC}$	-5	—	+5	μA	When the internal pull-up resistor is disabled
Internal pull-up resistor	R_{PULL}	Other than P12, P72, P73, PF0, PF1, PF2	$V_I = 0 \text{ V}$	25	50	100	$\text{k}\Omega$	When the internal pull-up resistor is enabled
Input capacitance	C_{IN}	Other than V_{CC} and V_{SS}	$f = 1 \text{ MHz}$	—	5	15	pF	

(V_{CC} = 5.0 V $\pm$ 10%, V_{SS} = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ*1	Max*2		
Power supply current**3	I _{CC}	V _{CC} (External clock operation)	F _{CH} = 32 MHz F _{MP} = 16 MHz Main clock mode (divided by 2)	—	4.9	5.8	mA	Except during Flash memory programming and erasing
				—	10.5	13.8	mA	During Flash memory programming and erasing
				—	6.5	9.1	mA	At A/D conversion
	I _{CCS}		F _{CH} = 32 MHz F _{MP} = 16 MHz Main sleep mode (divided by 2)	—	2	3	mA	
	I _{CCCL}		F _{CL} = 32 kHz F _{MPL} = 16 kHz Subclock mode (divided by 2) T _A = +25 °C	—	75.9	145	μA	
	I _{CCLS}		F _{CL} = 32 kHz F _{MPL} = 16 kHz Subsleep mode (divided by 2) T _A = +25 °C	—	12.7	16	μA	In deep standby mode
	I _{CCCT}		F _{CL} = 32 kHz Watch mode Main stop mode T _A = +25 °C	—	11	13	μA	In deep standby mode
	I _{CCMPLL}	V _{CC}	F _{MCRPLL} = 16 MHz F _{MP} = 16 MHz Main CR PLL clock mode (multiplied by 4) T _A = +25 °C	—	5.2	6.8	mA	
	I _{CCMCR}		F _{CRH} = 4 MHz F _{MP} = 4 MHz Main CR clock mode	—	1.4	4.6	mA	
	I _{CCSCR}		Sub-CR clock mode (divided by 2) T _A = +25 °C	—	76.9	230	μA	
	I _{CCTS}	V _{CC} (External clock operation)	F _{CH} = 32 MHz Time-base timer mode T _A = +25 °C	—	387	455	μA	In deep standby mode
	I _{CCCH}		Substop mode T _A = +25 °C	—	10.8	13	μA	In deep standby mode

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ ^{*1}	Max ^{*2}		
Power supply current ^{*3}	I _v	V _{CC}	Current consumption of the comparator	—	60	160	μA	
	I _{LVD}		Current consumption of the low-voltage detection reset circuit	—	4	7	μA	With the LVD reset already enabled by the LVD reset circuit control register (LVDCC)
	I _{CRH}		Current consumption of the main CR oscillator	—	240	320	μA	
	I _{CRL}		Current consumption of the sub-CR oscillator oscillating at 100 kHz	—	7	20	μA	
	I _{INSTBY}		Current consumption difference between normal standby mode and deep standby mode $T_A = +25\text{ }^{\circ}\text{C}$	—	18	30	μA	

*1: $V_{CC} = 5.0\text{ V}$, $T_A = +25\text{ }^{\circ}\text{C}$

*2: $V_{CC} = 5.5\text{ V}$, $T_A = +85\text{ }^{\circ}\text{C}$ (unless otherwise specified)

*3: • The power supply current is determined by the external clock. When the low-voltage detection reset circuit is selected, the power supply current is the sum of adding the current consumption of the low-voltage detection reset circuit (I_{LVD}) to one of the values from I_{CC} to I_{CCH}. In addition, when both the low-voltage detection option and a CR oscillator are selected, the power supply current is the sum of adding up the current consumption of the low-voltage detection reset circuit (I_{LVD}), the current consumption of the CR oscillators (I_{CRH} or I_{CRL}) and one of the values from I_{CC} to I_{CCH}. In on-chip debug mode, the main CR oscillator (I_{CRH}) and the low-voltage detection reset circuit are always in operation, and current consumption therefore increases accordingly.

- See “4. AC Characteristics Clock Timing” for F_{CH}, F_{CL}, F_{CRH} and F_{MCRPLL}.
- See “4. AC Characteristics Source Clock/Machine Clock” for F_{MP} and F_{MPL}.
- The power supply current value in standby mode is measured in deep standby mode. The current consumption in normal standby mode is higher than that in deep standby mode. The power supply current value in normal standby mode can be found by adding the current consumption difference between normal standby mode and deep standby mode (I_{INSTBY}) to the power supply current value in deep standby mode. For details of normal standby mode and deep standby mode, refer to “CHAPTER 3 CLOCK CONTROLLER” in “New 8FX MB95690K Series Hardware Manual”.

20.4 AC Characteristics

20.4.1 Clock Timing

($V_{CC} = 2.88 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C to } +85^\circ\text{C}$)


Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	F _{CH}	X0, X1	—	1	—	16.25	MHz	When the main oscillation circuit is used
		X0	X1: open	1	—	12	MHz	When the main external clock is used
		X0, X1	*	1	—	32.5	MHz	
	F _{CRH}	—	—	3.92	4	4.08	MHz	Operating conditions • The main CR clock is used. • $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
				3.8	4	4.2	MHz	Operating conditions • The main CR clock is used. • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$, + $70^\circ\text{C} < T_A \leq +85^\circ\text{C}$
	F _{MCRPLL}	—	—	7.84	8	8.16	MHz	Operating conditions • PLL multiplication rate: 2 • $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
				7.6	8	8.4	MHz	Operating conditions • PLL multiplication rate: 2 • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$, + $70^\circ\text{C} < T_A \leq +85^\circ\text{C}$
				9.8	10	10.2	MHz	Operating conditions • PLL multiplication rate: 2.5 • $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
				9.5	10	10.5	MHz	Operating conditions • PLL multiplication rate: 2.5 • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$, + $70^\circ\text{C} < T_A \leq +85^\circ\text{C}$
				11.76	12	12.24	MHz	Operating conditions • PLL multiplication rate: 3 • $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
				11.4	12	12.6	MHz	Operating conditions • PLL multiplication rate: 3 • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$, + $70^\circ\text{C} < T_A \leq +85^\circ\text{C}$
				15.68	16	16.32	MHz	Operating conditions • PLL multiplication rate: 4 • $0^\circ\text{C} \leq T_A \leq +70^\circ\text{C}$
				15.2	16	16.8	MHz	Operating conditions • PLL multiplication rate: 4 • $-40^\circ\text{C} \leq T_A < 0^\circ\text{C}$, + $70^\circ\text{C} < T_A \leq +85^\circ\text{C}$
	F _{CL}	X0A, X1A	—	—	32.768	—	kHz	When the sub-oscillation circuit is used
				—	32.768	—	kHz	When the sub-external clock is used
	F _{CRL}	—	—	50	100	150	kHz	When the sub-CR clock is used

($V_{CC} = 2.88 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ \text{C to } +85^\circ \text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Clock cycle time	t_{HCYL}	X0, X1	—	61.5	—	1000	ns	When the main oscillation circuit is used
		X0	X1: open	83.4	—	1000	ns	When an external clock is used
		X0, X1	*	30.8	—	1000	ns	
	t_{LCYL}	X0A, X1A	—	—	30.5	—	μs	When the subclock is used
Input clock pulse width	t_{WH1}, t_{WL1}	X0	X1: open	33.4	—	—	ns	When an external clock is used, the duty ratio should range between 40% and 60%.
		X0, X1	*	12.4	—	—	ns	
	t_{WH2}, t_{WL2}	X0A	—	—	15.2	—	μs	
Input clock rising time and falling time	t_{CR}, t_{CF}	X0, X0A	X1: open	—	—	5	ns	When an external clock is used
		X0, X1, X0A, X1A	*	—	—	5	ns	
	t_{CRHWK}	—	—	—	—	50	μs	When the main CR clock is used
CR oscillation start time	t_{CRLWK}	—	—	—	—	30	μs	When the sub-CR clock is used
PLL oscillation start time	$t_{MCRPLLWK}$	—	—	—	—	100	μs	When the main CR PLL clock is used


*: The external clock signal is input to X0 and the inverted external clock signal to X1.

- Input waveform generated when an external clock (main clock) is used




- Figure of main clock input port external connection


When a crystal oscillator or a ceramic oscillator is used




When an external clock is used (X1 is open)



When an external clock is used




- Input waveform generated when an external clock (subclock) is used




- Figure of subclock input port external connection


When a crystal oscillator or a ceramic oscillator is used




When an external clock is used




- Input waveform generated when an internal clock (main CR clock) is used



- Input waveform generated when an internal clock (sub-CR clock) is used



- Input waveform generated when an internal clock (main CR PLL clock) is used



20.4.2 Source Clock/Machine Clock

($V_{CC} = 5.0 V \pm 10\%$, $V_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Source clock cycle time*1	tSCLK	—	61.5	—	2000	ns	When the main external clock is used Min: F _{CH} = 32.5 MHz, divided by 2 Max: F _{CH} = 1 MHz, divided by 2
			62.5	—	1000	ns	When the main CR clock is used Min: F _{CRH} = 4 MHz, multiplied by 4 Max: F _{CRH} = 4 MHz, divided by 4
			—	61	—	μs	When the suboscillation clock is used F _{CL} = 32.768 kHz, divided by 2
			—	20	—	μs	When the sub-CR clock is used F _{CL} = 100 kHz, divided by 2
Source clock frequency	F _{SP}	—	0.5	—	16.25	MHz	When the main oscillation clock is used
			—	4	12.5	MHz	When the main CR clock is used
	F _{SPL}		—	16.384	—	kHz	When the suboscillation clock is used
			—	50	—	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
Machine clock cycle time*2 (minimum instruction execution time)	tMCLK	—	61.5	—	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
			250	—	4000	ns	When the main CR clock is used Min: F _{SP} = 4 MHz, no division Max: F _{SP} = 4 MHz, divided by 16
			61	—	976.5	μs	When the suboscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16
			20	—	320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16
Machine clock frequency	F _{MP}	—	0.031	—	16.25	MHz	When the main oscillation clock is used
			0.25	—	16	MHz	When the main CR clock is used
	F _{MPL}		1.024	—	16.384	kHz	When the suboscillation clock is used
			3.125	—	50	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz

*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV[1:0]). This source clock is divided to become a machine clock according to the division ratio set by the


machine clock division ratio select bits (SYCC:DIV[1:0]). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- PLL multiplication of main CR clock (Select a multiplication rate from 2, 2.5, 3 and 4.)
- Subclock divided by 2
- Sub-CR clock divided by 2


*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16

• Schematic diagram of the clock generation block



• Operating voltage - Operating Frequency ($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)




20.4.3 External Reset

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
RST "L" level pulse width	t_{RSTL}	$2\ t_{MCLK}^*$	—	ns	


*: See "Source Clock/Machine Clock" for t_{MCLK} .




20.4.4 Power-on Reset

($V_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min	Max		
Power supply rising time	t_R	—	—	50	ms	
Power supply cutoff time	t_{OFF}	—	1	—	ms	Wait time until power-on



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




20.4.5 Peripheral Input Timing

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
Peripheral input "H" pulse width	t_{LH}	INT00 to INT07, EC0, EC1, TI1, TRG1	$2\ t_{MCLK}^*$	—	ns
Peripheral input "L" pulse width	t_{HL}		$2\ t_{MCLK}^*$	—	ns

*: See "Source Clock/Machine Clock" for t_{MCLK} .



20.4.6 LIN-UART Timing

Sampling is executed at the rising edge of the sampling clock*1, and serial clock delay is disabled*2.

(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK	Internal clock operation output pin: $C_L = 80\text{ pF} + 1\text{ TTL}$	$5\ t_{MCLK}^{*3}$	—	ns
SCK↓ → SOT delay time	t_{SLOV}	SCK, SOT		—50	+50	ns
Valid SIN → SCK↑	t_{VSHI}	SCK, SIN		$t_{MCLK}^{*3} + 80$	—	ns
SCK↑ → valid SIN hold time	t_{SHIX}	SCK, SIN		0	—	ns
Serial clock "L" pulse width	t_{SLSH}	SCK	External clock operation output pin: $C_L = 80\text{ pF} + 1\text{ TTL}$	$3\ t_{MCLK}^{*3} - t_r$	—	ns
Serial clock "H" pulse width	t_{SHSL}	SCK		$t_{MCLK}^{*3} + 10$	—	ns
SCK↓ → SOT delay time	t_{SLOV}	SCK, SOT		—	$2\ t_{MCLK}^{*3} + 60$	ns
Valid SIN → SCK↑	t_{VSHE}	SCK, SIN		30	—	ns
SCK↑ → valid SIN hold time	t_{SHIX}	SCK, SIN		$t_{MCLK}^{*3} + 30$	—	ns
SCK fall time	t_f	SCK		—	10	ns
SCK rise time	t_r	SCK		—	10	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "Source Clock/Machine Clock" for t_{MCLK} .

- Internal shift clock mode



- External shift clock mode



Sampling is executed at the falling edge of the sampling clock*¹, and serial clock delay is disabled*².
 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40 °C to +85 °C)


Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t _{SCYC}	SCK	Internal clock operation output pin: C _L = 80 pF + 1 TTL	5 t _{MCLK} * ³	—	ns
SCK↑ → SOT delay time	t _{SHOVI}	SCK, SOT		-50	+50	ns
Valid SIN → SCK↓	t _{IVSLI}	SCK, SIN		t _{MCLK} * ³ + 80	—	ns
SCK↓ → valid SIN hold time	t _{SLIXI}	SCK, SIN		0	—	ns
Serial clock "H" pulse width	t _{SHSL}	SCK	External clock operation output pin: C _L = 80 pF + 1 TTL	3 t _{MCLK} * ³ - t _R	—	ns
Serial clock "L" pulse width	t _{SLSH}	SCK		t _{MCLK} * ³ + 10	—	ns
SCK↑ → SOT delay time	t _{SHOVE}	SCK, SOT		—	2 t _{MCLK} * ³ + 60	ns
Valid SIN → SCK↓	t _{IVSLE}	SCK, SIN		30	—	ns
SCK↓ → valid SIN hold time	t _{SLIXE}	SCK, SIN		t _{MCLK} * ³ + 30	—	ns
SCK fall time	t _F	SCK		—	10	ns
SCK rise time	t _R	SCK		—	10	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "Source Clock/Machine Clock" for t_{MCLK}.

- Internal shift clock mode



- External shift clock mode



Sampling is executed at the rising edge of the sampling clock*¹, and serial clock delay is enabled*².
 (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)


(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t _{SCYC}	SCK	Internal clock operation output pin: C _L = 80 pF + 1 TTL	5 t _{MCLK} * ³	—	ns
SCK↑ → SOT delay time	t _{SHOVI}	SCK, SOT		-50	+50	ns
Valid SIN → SCK↓	t _{IVSLI}	SCK, SIN		t _{MCLK} * ³ + 80	—	ns
SCK↓ → valid SIN hold time	t _{SLIXI}	SCK, SIN		0	—	ns
SOT → SCK↓ delay time	t _{SOVLI}	SCK, SOT		3t _{MCLK} * ³ - 70	—	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "Source Clock/Machine Clock" for t_{MCLK}.



Sampling is executed at the falling edge of the sampling clock*¹, and serial clock delay is enabled*².
 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)


(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t _{SCYC}	SCK	Internal clock operation output pin: C _L = 80 pF + 1 TTL	5 t _{MCLK} * ³	—	ns
SCK↓ → SOT delay time	t _{SLOVI}	SCK, SOT		-50	+50	ns
Valid SIN → SCK↑	t _{IVSHI}	SCK, SIN		t _{MCLK} * ³ + 80	—	ns
SCK↑ → valid SIN hold time	t _{SHIXI}	SCK, SIN		0	—	ns
SOT → SCK↑ delay time	t _{SOVHI}	SCK, SOT		3t _{MCLK} * ³ - 70	—	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "Source Clock/Machine Clock" for t_{MCLK}.




20.4.7 Low-voltage Detection

($V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Release voltage*	V_{DL+}	2.52	2.7	2.88	V	At power supply rise
		2.61	2.8	2.99		
		2.89	3.1	3.31		
		3.08	3.3	3.52		
Detection voltage*	V_{DL-}	2.43	2.6	2.77	V	At power supply fall
		2.52	2.7	2.88		
		2.80	3	3.20		
		2.99	3.2	3.41		
Hysteresis width	V_{HYS}	—	—	100	mV	
Power supply start voltage	V_{off}	—	—	2.3	V	
Power supply end voltage	V_{on}	4.9	—	—	V	
Power supply voltage change time (at power supply rise)	t_r	650	—	—	μs	Slope of power supply that the reset release signal generates within the rating (V_{DL+})
Power supply voltage change time (at power supply fall)	t_f	650	—	—	μs	Slope of power supply that the reset release signal generates within the rating (V_{DL-})
Reset release delay time	t_{d1}	—	—	30	μs	
Reset detection delay time	t_{d2}	—	—	30	μs	
LVD reset threshold voltage transition stabilization time	t_{stb}	10	—	—	μs	

*: After the LVD reset is enabled by the LVD reset circuit control register (LVDCC), the release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDCC register and the LVDR register, refer to "CHAPTER 16 LOW-VOLTAGE DETECTION RESET CIRCUIT" in "New 8FX MB95690K Series Hardware Manual".



20.4.8 I²C Bus Interface Timing


(V_{CC} = 5.0 V ± 10%, V_{SS} = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Value				Unit
				Standard-mode		Fast-mode		
				Min	Max	Min	Max	
SCL clock frequency	f _{SCL}	SCL	R = 1.7 kΩ, C = 50 pF*1	0	100	0	400	kHz
(Repeated) START condition hold time SDA ↓ → SCL ↓	t _{HD;STA}	SCL, SDA		4.0	—	0.6	—	μs
SCL clock “L” width	t _{LOW}	SCL		4.7	—	1.3	—	μs
SCL clock “H” width	t _{HIGH}	SCL		4.0	—	0.6	—	μs
(Repeated) START condition setup time SCL ↑ → SDA ↓	t _{SU;STA}	SCL, SDA		4.7	—	0.6	—	μs
Data hold time SCL ↓ → SDA ↓↑	t _{HD;DAT}	SCL, SDA		0	3.45*2	0	0.9*3	μs
Data setup time SDA ↓↑ → SCL ↑	t _{SU;DAT}	SCL, SDA		0.25	—	0.1	—	μs
STOP condition setup time SCL ↑ → SDA ↑	t _{SU;STO}	SCL, SDA		4	—	0.6	—	μs
Bus free time between STOP condition and START condition	t _{BUF}	SCL, SDA		4.7	—	1.3	—	μs

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

*2: The maximum t_{HD;DAT} in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at “L” (t_{LOW}) does not extend.

*3: A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, provided that the condition of t_{SU;DAT} ≥ 250 ns is fulfilled.



$(V_{CC} = 5.0 V \pm 10\%, V_{SS} = 0.0 V, T_A = -40^\circ C \text{ to } +85^\circ C)$

Parameter	Symbol	Pin name	Condition	Value*2		Unit	Remarks
				Min	Max		
SCL clock "L" width	t_{LOW}	SCL	R = 1.7 k Ω , C = 50 pF*1	$(2 + nm/2)t_{MCLK} - 20$	—	ns	Master mode
SCL clock "H" width	t_{HIGH}	SCL		$(nm/2)t_{MCLK} - 20$	$(nm/2)t_{MCLK} + 20$	ns	Master mode
START condition hold time	$t_{HD;STA}$	SCL, SDA		$(-1 + nm/2)t_{MCLK} - 20$	$(-1 + nm)t_{MCLK} + 20$	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
STOP condition setup time	$t_{SU;STO}$	SCL, SDA		$(1 + nm/2)t_{MCLK} - 20$	$(1 + nm/2)t_{MCLK} + 20$	ns	Master mode
START condition setup time	$t_{SU;STA}$	SCL, SDA		$(1 + nm/2)t_{MCLK} - 20$	$(1 + nm/2)t_{MCLK} + 20$	ns	Master mode
Bus free time between STOP condition and START condition	t_{BUF}	SCL, SDA		$(2 nm + 4) t_{MCLK} - 20$	—	ns	
Data hold time	$t_{HD;DAT}$	SCL, SDA		$3 t_{MCLK} - 20$	—	ns	Master mode
Data setup time	$t_{SU;DAT}$	SCL, SDA		$(-2 + nm/2) t_{MCLK} - 20$	$(-1 + nm/2) t_{MCLK} + 20$	ns	Master mode It is assumed that "L" of SCL is not extended. The minimum value is applied to the first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	$t_{SU;INT}$	SCL		$(nm/2) t_{MCLK} - 20$	$(1 + nm/2) t_{MCLK} + 20$	ns	The minimum value is applied to the interrupt at the ninth SCL $\downarrow$. The maximum value is applied to the interrupt at the eighth SCL $\downarrow$.
SCL clock "L" width	t_{LOW}	SCL		$4 t_{MCLK} - 20$	—	ns	At reception
SCL clock "H" width	t_{HIGH}	SCL		$4 t_{MCLK} - 20$	—	ns	At reception

$(V_{CC} = 5.0\text{ V} \pm 10\%, V_{SS} = 0.0\text{ V}, T_A = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Value*2		Unit	Remarks
				Min	Max		
START condition detection	$t_{HD;STA}$	SCL, SDA	$R = 1.7\text{ k}\Omega,$ $C = 50\text{ pF}^{*1}$	$2\text{ }t_{MCLK} - 20$	—	ns	No START condition is detected when 1 t_{MCLK} is used at reception.
STOP condition detection	$t_{SU;STO}$	SCL, SDA		$2\text{ }t_{MCLK} - 20$	—	ns	No STOP condition is detected when 1 t_{MCLK} is used at reception.
RESTART condition detection condition	$t_{SU;STA}$	SCL, SDA		$2\text{ }t_{MCLK} - 20$	—	ns	No RESTART condition is detected when 1 t_{MCLK} is used at reception.
Bus free time	t_{BUF}	SCL, SDA		$2\text{ }t_{MCLK} - 20$	—	ns	At reception
Data hold time	$t_{HD;DAT}$	SCL, SDA		$2\text{ }t_{MCLK} - 20$	—	ns	At slave transmission mode
Data setup time	$t_{SU;DAT}$	SCL, SDA		$t_{LOW} - 3\text{ }t_{MCLK} - 20$	—	ns	At slave transmission mode
Data hold time	$t_{HD;DAT}$	SCL, SDA		0	—	ns	At reception
Data setup time	$t_{SU;DAT}$	SCL, SDA		$t_{MCLK} - 20$	—	ns	At reception
SDA $\downarrow \rightarrow$ SCL $\uparrow$ (with wakeup function in use)	t_{WAKEUP}	SCL, SDA		Oscillation stabilization wait time $+2\text{ }t_{MCLK} - 20$	—	ns	

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

*2: • See “Source Clock/Machine Clock” for t_{MCLK} .

- m represents the CS[4:3] bits in the I²C clock control register ch. 0 (ICCR0).
- n represents the CS[2:0] bits in the I²C clock control register ch. 0 (ICCR0).
- The actual timing of the I²C bus interface is determined by the values of m and n set by the machine clock (t_{MCLK}) and the CS[4:0] bits in the ICCR0 register.
- Standard-mode:
m and n can be set to values in the following range: $0.9\text{ MHz} < t_{MCLK}$ (machine clock) $< 16.25\text{ MHz}$.
The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

$(m, n) = (1, 8)$	: $0.9\text{ MHz} < t_{MCLK} \leq 1\text{ MHz}$
$(m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4)$	: $0.9\text{ MHz} < t_{MCLK} \leq 2\text{ MHz}$
$(m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8)$	: $0.9\text{ MHz} < t_{MCLK} \leq 4\text{ MHz}$
$(m, n) = (1, 98), (5, 22), (6, 22), (7, 22)$	: $0.9\text{ MHz} < t_{MCLK} \leq 10\text{ MHz}$
$(m, n) = (8, 22)$	: $0.9\text{ MHz} < t_{MCLK} \leq 16.25\text{ MHz}$
- Fast-mode:
m and n can be set to values in the following range: $3.3\text{ MHz} < t_{MCLK}$ (machine clock) $< 16.25\text{ MHz}$.
The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

$(m, n) = (1, 8)$	: $3.3\text{ MHz} < t_{MCLK} \leq 4\text{ MHz}$
$(m, n) = (1, 22), (5, 4)$	: $3.3\text{ MHz} < t_{MCLK} \leq 8\text{ MHz}$
$(m, n) = (1, 38), (6, 4), (7, 4), (8, 4)$	: $3.3\text{ MHz} < t_{MCLK} \leq 10\text{ MHz}$
$(m, n) = (5, 8)$	: $3.3\text{ MHz} < t_{MCLK} \leq 16.25\text{ MHz}$


20.4.9 UART/SIO, Serial I/O Timing

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	UCK0	Internal clock operation	$4\ t_{MCLK}^*$	—	ns
UCK $\downarrow \rightarrow$ UO time	t_{SLOV}	UCK0, UO0		-190	+190	ns
Valid UI $\rightarrow$ UCK $\uparrow$	t_{IVSH}	UCK0, UI0		$2\ t_{MCLK}^*$	—	ns
UCK $\uparrow \rightarrow$ valid UI hold time	t_{SHIX}	UCK0, UI0		$2\ t_{MCLK}^*$	—	ns
Serial clock "H" pulse width	t_{SHSL}	UCK0	External clock operation	$4\ t_{MCLK}^*$	—	ns
Serial clock "L" pulse width	t_{SLSH}	UCK0		$4\ t_{MCLK}^*$	—	ns
UCK $\downarrow \rightarrow$ UO time	t_{SLOV}	UCK0, UO0		—	190	ns
Valid UI $\rightarrow$ UCK $\uparrow$	t_{IVSH}	UCK0, UI0		$2\ t_{MCLK}^*$	—	ns
UCK $\uparrow \rightarrow$ valid UI hold time	t_{SHIX}	UCK0, UI0		$2\ t_{MCLK}^*$	—	ns

*: See "Source Clock/Machine Clock" for t_{MCLK} .

• Internal shift clock mode




• External shift clock mode



20.4.10 MPG Input Timing

(V_{CC} = 5.0 V ± 10%, V_{SS} = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TIWH} , t_{TIWL}	SNI0 to SNI2, DTTI	—	4 t _{MCLK}	—	ns	



20.4.11 Comparator Timing

($V_{CC} = 2.88 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Pin name	Value			Unit	Remarks
		Min	Typ	Max		
Voltage range	CMP0_P, CMP0_N, CMP1_P, CMP1_N	0	—	$V_{CC} - 1.3$	V	
Offset voltage	CMP0_P, CMP0_N, CMP1_P, CMP1_N	-15	—	+15	mV	
Delay time	CMP0_O, CMP1_O	—	650	1200	ns	Overdrive 5 mV
		—	140	420	ns	Overdrive 50 mV
Power down delay	CMP0_O, CMP1_O	—	—	1200	ns	Power down recovery PD: 1 → 0
Power up stabilization wait time	CMP0_O, CMP1_O	—	—	1200	ns	Output stabilization wait time at power up

20.4.12 BGR for Comparator

($V_{CC} = 2.88 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power up stabilization wait time	—	—	—	150	μs	Load: 10 pF
Output voltage	VBGR	1.1495	1.21	1.2705	V	

20.5 A/D Converter

20.5.1 A/D Converter Electrical Characteristics

($V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$)


Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Resolution	—	—	—	10	bit	
Total error		−3	—	+3	LSB	
Linearity error		−2.5	—	+2.5	LSB	
Differential linearity error		−1.9	—	+1.9	LSB	
Zero transition voltage	V_{0T}	$V_{SS} - 7.2 \text{ LSB}$	$V_{SS} + 0.5 \text{ LSB}$	$V_{SS} + 8.2 \text{ LSB}$	V	
Full-scale transition voltage	V_{FST}	$V_{CC} - 6.2 \text{ LSB}$	$V_{CC} - 1.5 \text{ LSB}$	$V_{CC} + 9.2 \text{ LSB}$	V	
Compare time	—	3	—	10	μs	$2.7 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$
Sampling time	—	0.941	—	∞	μs	$2.7 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$, with external impedance < 3.3 k Ω and external capacitance = 10 pF
Analog input current	I_{AIN}	−0.3	—	+0.3	μA	
Analog input voltage	V_{AIN}	V_{SS}	—	V_{CC}	V	

20.5.2 Notes on Using A/D Converter

- External impedance of analog input and its sampling time

The A/D converter of the MB95690K Series has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 μF to the analog input pin.


- Analog input equivalent circuit



V_{CC}	R	C
$4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$	1.45 k Ω (Max)	14.89 pF (Max)
$2.7 \text{ V} \leq V_{CC} < 4.5 \text{ V}$	2.7 k Ω (Max)	14.89 pF (Max)

Note: The values are reference values.

- Relationship between external impedance and minimum sampling time



- A/D conversion error
As $|V_{CC} - V_{SS}|$ decreases, the A/D conversion error increases proportionately.

20.5.3 Definitions of A/D Converter Terms

- Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

- Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("0000000000" $\leftarrow \rightarrow$ "0000000001") of a device to the full-scale transition point ("1111111111" $\leftarrow \rightarrow$ "1111111110") of the same device.


- Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





$$\text{Linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times N + V_{0T}\}}{1 \text{ LSB}}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1$$

N : A/D converter digital output value

V_{NT} : Voltage at which the digital output transits from $0x(N-1)$ to $0xN$

V_{0T} (ideal value) = $V_{SS} + 0.5 \text{ LSB [V]}$

V_{FST} (ideal value) = $V_{CC} - 2 \text{ LSB [V]}$

20.6 Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time (2 Kbyte sector)	—	0.3 ^{*1}	1.6 ^{*2}	s	The time of writing "0x00" prior to erasure is excluded.
Sector erase time (32 Kbyte sector)	—	0.6 ^{*1}	3.1 ^{*2}	s	The time of writing "0x00" prior to erasure is excluded.
Byte writing time	—	17	272	μs	System-level overhead is excluded.
Program/erase cycle	100000	—	—	cycle	
Power supply voltage at program/erase	2.4	—	5.5	V	
Flash memory data retention time	20 ^{*3}	—	—	year	Average T _A = +85 °C Number of program/erase cycles: 1000 or below
	10 ^{*3}	—	—		Average T _A = +85 °C Number of program/erase cycles: 1001 to 10000 inclusive
	5 ^{*3}	—	—		Average T _A = +85 °C Number of program/erase cycles: 10001 or above

*1: V_{CC} = 5.5 V, T_A = +25 °C, 0 cycle

*2: V_{CC} = 2.4 V, T_A = +85 °C, 100000 cycles


*3: These values were converted from the result of a technology reliability assessment. (These values were converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85 °C.)

21. Sample Characteristics

• Power supply current temperature characteristics


$I_{CC} - V_{CC}$

$T_A = +25^\circ\text{C}$, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2)
Main clock mode with the external clock operating




$I_{CC} - T_A$

$V_{CC} = 5.5$ V, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2)
Main clock mode with the external clock operating




$I_{CCS} - V_{CC}$

$T_A = +25^\circ\text{C}$, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2)
Main sleep mode with the external clock operating




$I_{CCS} - T_A$

$V_{CC} = 5.5$ V, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2)
Main sleep mode with the external clock operating




$I_{CCL} - V_{CC}$

$T_A = +25^\circ\text{C}$, $F_{MPL} = 16$ kHz (divided by 2)
Subclock mode with the external clock operating




$I_{CCL} - T_A$

$V_{CC} = 5.5$ V, $F_{MPL} = 16$ kHz (divided by 2)
Subclock mode with the external clock operating




$I_{CCLS} - V_{CC}$


$T_A = +25^\circ\text{C}$, $F_{MPL} = 16\text{ kHz}$ (divided by 2)
 Subsleep mode with the external clock operating


 $I_{CCLS} - T_A$


$V_{CC} = 5.5\text{ V}$, $F_{MPL} = 16\text{ kHz}$ (divided by 2)
 Subsleep mode with the external clock operating


 $I_{CCT} - V_{CC}$


$T_A = +25^\circ\text{C}$, $F_{MPL} = 16\text{ kHz}$ (divided by 2)
 Watch mode with the external clock operating


 $I_{CCT} - T_A$


$V_{CC} = 5.5\text{ V}$, $F_{MPL} = 16\text{ kHz}$ (divided by 2)
 Watch mode with the external clock operating


 $I_{CCTS} - V_{CC}$


$T_A = +25^\circ\text{C}$, $F_{MP} = 2, 4, 8, 10, 16\text{ MHz}$ (divided by 2)
 Time-base timer mode with the external clock operating


 $I_{CCTS} - T_A$


$V_{CC} = 5.5\text{ V}$, $F_{MP} = 2, 4, 8, 10, 16\text{ MHz}$ (divided by 2)
 Time-base timer mode with the external clock operating




$I_{CCH} - V_{CC}$
 $T_A = +25^\circ\text{C}$, $F_{MPL} = (\text{stop})$
Substop mode with the external clock stopping




$I_{CCH} - T_A$
 $V_{CC} = 5.5\text{ V}$, $F_{MPL} = (\text{stop})$
Substop mode with the external clock stopping




$I_{CCMCR} - V_{CC}$
 $T_A = +25^\circ\text{C}$, $F_{MP} = 4\text{ MHz}$ (no division)
Main CR clock mode




$I_{CCMCR} - T_A$
 $V_{CC} = 5.5\text{ V}$, $F_{MP} = 4\text{ MHz}$ (no division)
Main CR clock mode




$I_{CCMPLL} - V_{CC}$
 $T_A = +25^\circ\text{C}$, $F_{MP} = 16\text{ MHz}$ (PLL multiplication rate: 4)
Main CR PLL clock mode




$I_{CCMPLL} - T_A$
 $V_{CC} = 5.5\text{ V}$, $F_{MP} = 16\text{ MHz}$ (PLL multiplication rate: 4)
Main CR PLL clock mode







• Input voltage characteristics




• Output voltage characteristics




$\cdots \cdots \cdots$ $V_{CC} = 2.4\text{ V}$
 $----$ $V_{CC} = 2.7\text{ V}$
 $----$ $V_{CC} = 3.0\text{ V}$
 $\cdots \cdots \cdots$ $V_{CC} = 3.5\text{ V}$
 $----$ $V_{CC} = 4.0\text{ V}$
 $----$ $V_{CC} = 4.5\text{ V}$
 $----$ $V_{CC} = 5.0\text{ V}$
 $----$ $V_{CC} = 5.5\text{ V}$



$\cdots \cdots \cdots$ $V_{CC} = 2.4\text{ V}$
 $----$ $V_{CC} = 2.7\text{ V}$
 $----$ $V_{CC} = 3.0\text{ V}$
 $\cdots \cdots \cdots$ $V_{CC} = 3.5\text{ V}$
 $----$ $V_{CC} = 4.0\text{ V}$
 $----$ $V_{CC} = 4.5\text{ V}$
 $----$ $V_{CC} = 5.0\text{ V}$
 $----$ $V_{CC} = 5.5\text{ V}$




$\cdots \cdots \cdots$ $V_{CC} = 2.4\text{ V}$
 $----$ $V_{CC} = 2.7\text{ V}$
 $----$ $V_{CC} = 3.0\text{ V}$
 $\cdots \cdots \cdots$ $V_{CC} = 3.5\text{ V}$
 $----$ $V_{CC} = 4.0\text{ V}$
 $----$ $V_{CC} = 4.5\text{ V}$
 $----$ $V_{CC} = 5.0\text{ V}$
 $----$ $V_{CC} = 5.5\text{ V}$



$\cdots \cdots \cdots$ $V_{CC} = 2.4\text{ V}$
 $----$ $V_{CC} = 2.7\text{ V}$
 $----$ $V_{CC} = 3.0\text{ V}$
 $\cdots \cdots \cdots$ $V_{CC} = 3.5\text{ V}$
 $----$ $V_{CC} = 4.0\text{ V}$
 $----$ $V_{CC} = 4.5\text{ V}$
 $----$ $V_{CC} = 5.0\text{ V}$
 $----$ $V_{CC} = 5.5\text{ V}$

- Pull-up characteristics




22. Ordering Information

Part number	Package	Packing
MB95F694KPMC2-G-SNE2 MB95F696KPMC2-G-SNE2 MB95F698KPMC2-G-UNE2	44-pin plastic LQFP (LQF044)	Tray
MB95F694KPMC-G-UNE2 MB95F696KPMC-G-SNE2 MB95F698KPMC-G-UNE2	48-pin plastic LQFP (LQA048)	Tray
MB95F694KPMC1-G-SNE2 MB95F696KPMC1-G-SNE2 MB95F698KPMC1-G-UNE2	52-pin plastic LQFP (LQC052)	Tray
MB95F694KWQN-G-SNE1 MB95F696KWQN-G-SNE1 MB95F698KWQN-G-SNE1	48-pin plastic QFN (WNR048)	Tray
MB95F694KWQN-G-SNERE1 MB95F696KWQN-G-SNERE1 MB95F698KWQN-G-SNERE1		Reel

23. Package Dimension

Package Type	Package Code
LQFP 44	LQF044



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.20
b	0.25	0.35	0.45
c	0.107	—	0.177
D	13.60 BSC		
D1	10.00 BSC		
e	0.80 BSC		
E	13.60 BSC		
E1	10.00 BSC		
L	0.80	1.00	1.20
θ	0°	—	8°

NOTES

1. ALL DIMENSIONS ARE IN MILLIMETERS.


- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- △ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- △ TO BE DETERMINED AT SEATING PLANE C.
- △ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
- △ DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- △ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- △ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- △ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBER PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- △ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- △ A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

11. JEDEC SPECIFICATION NO. REF: N/A.

002-16347 **

PACKAGE OUTLINE, 44 LEAD LQFP
13.6X13.6X1.7 MM LQF044 REV**

Package Type	Package Code
LQFP 48	LQA048



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	—	0.27
c	0.09	—	0.20
D	9.00 BSC		
D1	7.00 BSC		
e	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	—	8°


NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP
 7.0X7.0X1.7 MM LQA048 REV**

Package Type	Package Code
LQFP 52	LQC052



SYMBOL	DIMENSION		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.265	0.30	0.365
c	0.09	—	0.20
D	12.00 BSC		
D1	10.00 BSC		
e	0.65 BSC		
E	12.00 BSC		
E1	10.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	—	8°


NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13880 **

PACKAGE OUTLINE, 52 LEAD LQFP
10.0X10.0X1.7 MM LQC052 REV**

Package Type	Package Code
QFN 48	WNR048



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	0.80
A1	0.00	—	0.05
D	7.00 BSC		
E	7.00 BSC		
b	0.18	0.25	0.30
D2	4.40 BSC		
E2	4.40 BSC		
e	0.50 BSC		
c	0.30 REF		
L	0.45	0.50	0.55

NOTE

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.
- N IS THE TOTAL NUMBER OF TERMINALS.
- DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION "b" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- AND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
- MAX. PACKAGE WARPAGE IS 0.05mm.
- MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- JEDEC SPECIFICATION NO. REF: N/A

002-15162 **

PACKAGE OUTLINE, 48 LEAD QFN
 7.0K7.000.5MM WNR048 4.8X4.4MM EPAD(SAWING) REV**

24. Major Changes In This Edition

Spanion Publication Number: DS702-00014-2v0-E

Page	Section	Details
2	■ FEATURES	Added information on FPT-44P-M25.
4	■ PRODUCT LINE-UP	Added information on FPT-44P-M25 to the parameters “General-purpose I/O” and “8/10-bit A/D converter”.
5		Added information on FPT-44P-M25 to the parameter “External interrupt”.
6		Added FPT-44P-M25 to the parameter “Package”.
7	■ PACKAGES AND CORRESPONDING PRODUCTS	Added information on FPT-44P-M25.
9	■ PIN ASSIGNMENT	Added the pin assignment diagram of FPT-44P-M25.
13 to 16	■ PIN FUNCTIONS (FPT-44P-M25)	New section
17	■ PIN FUNCTIONS (FPT-48P-M49, FPT-52P-M02, LCC-48P-M11)	Renamed the section “■ PIN FUNCTIONS” to “■ PIN FUNCTIONS (FPT-48P-M49, FPT-52P-M02, LCC-48P-M11)”.
29	■ PIN CONNECTION • DBG pin	Revised details of “• DBG pin”.
	• RST pin	Revised details of “• RST pin”.
30	• C pin	Corrected the following statement. The bypass capacitor for the V _{CC} pin must have a capacitance larger than C _s . → The decoupling capacitor for the V _{CC} pin must have a capacitance equal to or larger than the capacitance of C _s .
31	■ BLOCK DIAGRAM (FPT-44P-M25)	New section
32	■ BLOCK DIAGRAM (FPT-48P-M49, FPT-52P-M02, LCC-48P-M11)	Renamed the section “■ BLOCK DIAGRAM” to “■ BLOCK DIAGRAM (FPT-48P-M49, FPT-52P-M02, LCC-48P-M11)”.
75	■ I/O PORTS 6. Port F (4) Port F operations • Operation as an input port	Added the following statement. For a pin shared with other peripheral functions, disable the output of such peripheral functions.
78	7. Port G (4) Port G operations • Operation as an input port	Added the following statement. For a pin shared with other peripheral functions, disable the output of such peripheral functions.

Page	Section	Details
85	■ ELECTRICAL CHARACTERISTICS 2. Recommended Operating Conditions	Corrected the following statement in the remark of the parameter “Decoupling capacitor”. The bypass capacitor for the V _{CC} pin must have a capacitance larger than C _s . → The decoupling capacitor for the V _{CC} pin must have a capacitance equal to or larger than the capacitance of C _s . Revised the remark in “• DBG/RST/C pins connection diagram”.
86	3. DC Characteristics	Revised the remark of the parameter “Input leak current (Hi-Z output leak current)”. When pull-up resistance is disabled → When the internal pull-up resistor is disabled Renamed the parameter “Pull-up resistance” to “Internal pull-up resistor”. Revised the remark of the parameter “Internal pull-up resistor”. When pull-up resistance is enabled → When the internal pull-up resistor is enabled
90	4. AC Characteristics (1) Clock Timing	Corrected the pin names of the parameter “Input clock rising time and falling time”. X0 → X0, X0A X0, X1 → X0, X1, X0A, X1A
125	■ ORDERING INFORMATION	Added the part numbers of FPT-44P-M25.
126	■ PACKAGE DIMENSION	Added the package diagram of FPT-44P-M25.

NOTE: Please see “Document History” about later revised information.

Document History Page

Document Title: MB95690K Series, New 8FX 8-bit Microcontrollers Document Number: 002-04692				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	AKIH	06/17/2013	Migrated to Cypress and assigned document number 002-08453. No change to document contents or format.
*A	5193921	AKIH	03/29/2016	Updated to Cypress template Added MB95F698KPMC2-G-UNE2, MB95F698KPMC1-G-UNE2 in "Ordering Information".
*B	5421818	YUTT	09/01/2016	Changed package code as the following in 1.Product Line-up (Page4 to 6), 2.Packages And Corresponding Products (Page 7), 4.Pin Assignment (Page 9 to 10), 6.Pin Functions (Page16, 20), 12.Block Diagram(Page30), 27.Ordering Information (Page 121) and 28.Package Dimensions (Page 77 to 83). "FPT-48P-M49" to "LQA048-02" and "FPT-52P-M02" to "LQC052" Added Part number "MB95F698KPMC-G-UNE2" in 22.Ordering Information (Page 121).
*C	5633433	HTER	02/17/2017	Changed the package codes as the following from "FPT-44P-M25" to "LQF044" from "LQA048-02" to "LQA048" from "LCC-48P-M11" to "WNR048" in chapter: Features (Page 1) 1.Product Line-up (Page 4 to 6) 2.Packages And Corresponding Products (Page 6) 4.Pin Assignment (Page 8 to 11) 5.Pin Functions (Page 12) 6.Pin Functions (Page 16, 20) 11.Block Diagram (Page 29) 12.Block Diagram (Page 30) 22.Ordering Information (Page 121) 23.Package Dimensions (Page 122 to 125). Deleted the Part numbers - MB95F698KPMC2-G-SNE2 - MB95F698KPMC-G-SNE2 - MB95F698KPMC1-G-SNE2 in chapter 22.Ordering Information (Page 121).
*D	5725083	AESATMP8	05/16/2017	Updated logo and Copyright
*E	5896506	HUAL	09/27/2017	Added Packing information Modified from "MB95F694KPMC-G-SNE2" to "MB95F694KPMC-G-UNE2" in 22.Ordering Information (Page 121)

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.