74LVT16373A

3.3 V 16-bit transparent D-type latch; 3-state

Rev. 3 — 1 October 2018

Product data sheet

1. General description

The 74LVT16373A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V.

This device is a 16-bit transparent D-type latch with non-inverting 3-state bus compatible outputs. The device can be used as two 8-bit latches or one 16-bit latch. When latch enable (LE) input is HIGH, the Q outputs follow the data (D) inputs. When latch enable is taken LOW, the Q outputs are latched at the levels of the D inputs one setup time prior to the HIGH-to-LOW transition.

2. Features and benefits

- 16-bit transparent latch
- 3-state buffers
- Output capability: +64 mA/–32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- · Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-state
- · No bus current loading when output is tied to 5 V bus
- Latch-up protection:
 - JESD78B Class II exceeds 500 mA
- ESD protection:
 - HBM: JESD22-A114F exceeds 2000 V
 - MM: JESD22-A115-A exceeds 200 V

3. Ordering information


Table 1. Ordering information

| Type number Package | | | | | |
|---------------------|-------------------|---------|---|----------|--|
| | Temperature range | Name | Description | Version | |
| 74LVT16373ADL | -40 °C to +85 °C | SSOP48 | plastic shrink small outline package; 48 leads; body width 7.5 mm | SOT370-1 | |
| 74LVT16373ADGG | -40 °C to +85 °C | TSSOP48 | plastic thin shrink small outline package; 48 leads; body width 6.1 mm | SOT362-1 | |



3.3 V 16-bit transparent D-type latch; 3-state


4. Functional diagram



3.3 V 16-bit transparent D-type latch; 3-state

5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|--|--------------------------------|-----------------------------------|
| 1D0, 1D1, 1D2, 1D3, 1D4, 1D5, 1D6, 1D7 | 47, 46, 44, 43, 41, 40, 38, 37 | data inputs |
| 2D0, 2D1, 2D2, 2D3, 2D4, 2D5, 2D6, 2D7 | 36, 35, 33, 32, 30, 29, 27, 26 | data inputs |
| 1Q0, 1Q1, 1Q2, 1Q3, 1Q4, 1Q5, 1Q6, 1Q7 | 2, 3, 5, 6, 8, 9, 11, 12 | data outputs |
| 2Q0, 2Q1, 2Q2, 2Q3, 2Q4, 2Q5, 2Q6, 2Q7 | 13, 14, 16, 17, 19, 20, 22, 23 | data outputs |
| 10E, 20E | 1, 24 | output enable inputs (active LOW) |
| 1LE, 2LE | 48, 25 | Latch Enable inputs (active HIGH) |
| GND | 4, 10, 15, 21, 28, 34, 39, 45 | ground (0 V) |
| V _{CC} | 7, 18, 31, 42 | supply voltage |

3.3 V 16-bit transparent D-type latch; 3-state

6. Functional description

Table 3. Function table [1]

| Operating mode | Inputs | | Internal | Outputs | |
|---|--------|----------|----------|---------|-----|
| | nOE | nLE | nDn | latches | nQn |
| enable and read register (transparent mode) | L | Н | L | L | L |
| | L | Н | Н | Н | Н |
| latch and read register | L | ↓ | I | L | L |
| | L | \ | h | Н | Н |
| Hold | L | L | Х | NC | NC |
| Latch register and disable outputs | Н | L | Х | NC | Z |
| | Н | Н | nDn | nDn | Z |

[1] H = HIGH voltage level;

L = LOW voltage level;

↓ = HIGH-to-LOW LE transition;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

X = don't care;

NC = No change;

Z = high-impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|---------------------------------------|------|------|------|
| V _{CC} | supply voltage | | -0.5 | +4.6 | V |
| VI | input voltage | [1] | -0.5 | +7.0 | V |
| Vo | output voltage | output in OFF-state or HIGH-state [1] | -0.5 | +7.0 | V |
| I _{IK} | input clamping current | V _I < 0 V | -50 | - | mA |
| I _{OK} | output clamping current | V _O < 0 V | -50 | - | mA |
| Io | output current | output in LOW-state | - | 128 | mA |
| | | output in HIGH-state | -64 | - | mA |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| Tj | junction temperature | [2] | - | +150 | °C |

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

3.3 V 16-bit transparent D-type latch; 3-state

8. Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|-------------------------------------|-----------------|-----|-----|-----|------|
| V _{CC} | supply voltage | | 2.7 | - | 3.6 | V |
| VI | input voltage | | 0 | - | 5.5 | V |
| Δt/ΔV | input transition rise and fall rate | outputs enabled | - | - | 10 | ns/V |
| T _{amb} | ambient temperature | in free-air | -40 | +25 | +85 | °C |

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter Conditions | | Min | Typ[1] | Max | Unit |
|-------------------|-----------------------------------|--|-----------------------|-----------------|------|------|
| V _{IK} | input clamping voltage | $V_{CC} = 2.7 \text{ V; } I_{IK} = -18 \text{ mA}$ | - | -0.85 | -1.2 | V |
| V _{IH} | HIGH-level input voltage | | 2.0 | - | - | V |
| V _{IL} | LOW-level input voltage | | - | - | 0.8 | V |
| V _{OH} | HIGH-level output | V_{CC} = 2.7 V to 3.6 V; I_{OH} = -100 μ A | V _{CC} - 0.2 | V _{CC} | - | V |
| | voltage | $V_{CC} = 2.7 \text{ V; } I_{OH} = -8 \text{ mA}$ | 2.4 | 2.5 | - | V |
| | | $V_{CC} = 3.0 \text{ V; } I_{OH} = -32 \text{ mA}$ | 2.0 | 2.3 | - | V |
| V_{OL} | LOW-level output | $V_{CC} = 2.7 \text{ V}; I_{OL} = 100 \mu\text{A}$ | - | 0.07 | 0.2 | V |
| | voltage | V _{CC} = 2.7 V; I _{OL} = 24 mA | - | 0.3 | 0.5 | V |
| | | V _{CC} = 3.0 V; I _{OL} = 16 mA | - | 0.25 | 0.4 | V |
| | | V _{CC} = 3.0 V; I _{OL} = 32 mA | - | 0.3 | 0.5 | V |
| | | V _{CC} = 3.0 V; I _{OL} = 64 mA | - | 0.4 | 0.55 | V |
| I _{OH} | HIGH-level output current | | - | - | -32 | mA |
| I _{OL} | LOW-level output current | | - | - | 32 | mA |
| | | current duty cycle ≤ 50%; f ≥ 1kHz | - | - | 64 | mA |
| $V_{OL(pu)}$ | power-up LOW-level output voltage | $V_{CC} = 3.6 \text{ V}; I_O = 1 \text{ mA}; V_I = V_{CC} \text{ or GND}$ [2] | - | 0.1 | 0.55 | V |
| I _I | input leakage current | all input pins | | | | |
| | | V _{CC} = 0 V or 3.6 V; V _I = 5.5 V | - | 0.4 | 10 | μA |
| | | control pins | | | | |
| | | V_{CC} = 3.6 V; V_I = V_{CC} or GND | - | ±0.1 | ±1 | μΑ |
| | | data pins [3] | | | | |
| | | $V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC}$ | - | 0.1 | 1 | μΑ |
| | | V _{CC} = 3.6 V; V _I = 0 V | - | -0.4 | -5 | μΑ |
| I _{OFF} | power-off leakage current | $V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$ | - | 0.1 | ±100 | μΑ |
| I _{BHL} | bus hold LOW current | nDn input; $V_{CC} = 3 \text{ V}$; $V_I = 0.8 \text{ V}$ | 75 | 135 | - | μA |
| I _{BHH} | bus hold HIGH current | nDn input; $V_{CC} = 3 \text{ V}$; $V_I = 2.0 \text{ V}$ | -75 | -135 | - | μA |
| I _{BHLO} | bus hold LOW overdrive current | nDn input; $V_{CC} = 3.6 \text{ V}$; $V_I = 0 \text{ V}$ to 3.6 V [4] | 500 | - | - | μΑ |
| I _{BHHO} | bus hold HIGH overdrive current | nDn input; $V_{CC} = 3.6 \text{ V}$; $V_I = 0 \text{ V}$ to 3.6 V [4] | - | - | -500 | μA |

3.3 V 16-bit transparent D-type latch; 3-state

| Symbol | Parameter | Conditions | | Min | Typ[1] | Max | Unit |
|-----------------------|------------------------------------|---|-----|-----|--------|------|------|
| I _{CEX} | output high leakage current | nQn output in HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 3.0 \text{ V}$ | | - | 50 | 125 | μΑ |
| I _{O(pu/pd)} | power-up/power-down output current | $V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \text{ nOE} = \text{don't care}$ | [5] | - | 1 | ±100 | μA |
| l _{OZ} | OFF-state output current | V_{CC} = 3.6 V; V_I = V_{IH} or V_{IL} | | | | | |
| | | V _O = 3.0 V | | - | 0.5 | 5 | μA |
| | | V _O = 0.5 V | | - | 0.5 | -5 | μA |
| I _{CC} | supply current | V_{CC} = 3.6 V; V_I = GND or V_{CC} ; I_O = 0 A | | | | | |
| | | output HIGH | | - | 0.07 | 0.12 | mA |
| | | output LOW | | - | 4.0 | 6 | mA |
| | | outputs disabled | [6] | - | 0.07 | 0.12 | mA |
| Δl _{CC} | additional supply current | per input pin; V_{CC} = 3.0 V to 3.6 V; one input at V_{CC} - 0.6 V and other inputs at V_{CC} or GND | [7] | - | 0.1 | 0.2 | mA |
| Cı | input capacitance | V _I = 0 V or 3.0 V | | - | 3 | - | pF |
| Co | output capacitance | outputs disabled; V _O = 0 V or 3.0 V | | - | 9 | - | pF |

- [1] All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.
- [2] For valid test results, data must not be loaded into the latches after applying power.
- [3] Unused pins at V_{CC} or GND.
- [4] This is the bus hold overdrive current required to force the input to the opposite logic state.
- [5] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms. From V_{CC} = 1.2 V to V_{CC} = 3.3 V \pm 0.3 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.
- [6] I_{CC} is measured with outputs pulled to V_{CC} or GND.
- [7] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

10. Dynamic characteristics

Table 7. Dynamic characteristics

At recommended operating conditions; Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 9.


| Symbol | Parameter | Conditions | Min | Typ[1] | Max | Unit |
|--|------------------------|----------------------------------|-----|--------|-----|------|
| t _{PLH} | LOW to HIGH | nDn to nQn; see Fig. 5 | | | | |
| | propagation delay | V _{CC} = 2.7 V | - | - | 4.5 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.5 | 1.8 | 3.9 | ns |
| t _{PHL} | HIGH to LOW | nDn to nQn; see Fig. 5 | | | | |
| | propagation delay | V _{CC} = 2.7 V | - | - | 4.5 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.5 | 1.9 | 3.9 | ns |
| t _{PLH} LOW to HIGH propagation delay | nLE to nQn; see Fig. 6 | | | | | |
| | propagation delay | V _{CC} = 2.7 V | - | - | 5.4 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.5 | 2.1 | 4.8 | ns |
| t _{PHL} | HIGH to LOW | nLE to nQn; see Fig. 6 | | | | |
| | propagation delay | V _{CC} = 2.7 V | - | - | 5.4 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.5 | 2.2 | 4.8 | ns |
| t _{PZH} | OFF-state to HIGH | nOE to nQn; see Fig. 7 | | | | |
| | propagation delay | V _{CC} = 2.7 V | - | - | 5.1 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.1 | 2.8 | 4.5 | ns |
| t _{PZL} | OFF-state to LOW | nOE to nQn; see Fig. 7 | | | | |
| | propagation delay | V _{CC} = 2.7 V | - | - | 4.7 | ns |


3.3 V 16-bit transparent D-type latch; 3-state

| Symbol | Parameter | Conditions | Min | Typ[1] | Max | Unit |
|--------------------|-------------------|----------------------------------|-----|--------|-----|------|
| | | V _{CC} = 3.0 V to 3.6 V | 0.1 | 2.6 | 4.3 | ns |
| t _{PHZ} | HIGH to OFF-state | nOE to nQn; see Fig. 7 | | | | |
| | propagation delay | V _{CC} = 2.7 V | - | - | 5.1 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.1 | 3.3 | 4.5 | ns |
| t_{PLZ} | LOW to OFF-state | nOE to nQn; see Fig. 7 | | | | |
| | propagation delay | V _{CC} = 2.7 V | - | - | 4.7 | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 0.1 | 3.0 | 4.3 | ns |
| t _{su(H)} | set-up time HIGH | nDn to nLE; see Fig. 8 | | | | |
| | | V _{CC} = 2.7 V | 1.0 | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.5 | 0.1 | - | ns |
| t _{su(L)} | set-up time LOW | nDn to nLE; see Fig. 8 | | | | |
| | | V _{CC} = 2.7 V | 2.0 | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 2.0 | 0.2 | - | ns |
| t _{h(H)} | hold time HIGH | nDn to nLE; see Fig. 8 | | | | |
| | | V _{CC} = 2.7 V | 1.0 | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.0 | 0 | - | ns |
| t _{h(L)} | hold time LOW | nDn to nLE; see Fig. 8 | | | | |
| | | V _{CC} = 2.7 V | 2.0 | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.5 | 0 | - | ns |
| t _{WH} | pulse width HIGH | nLE; see Fig. 6 | | | | |
| | | V _{CC} = 2.7 V | 1.5 | - | - | ns |
| | | V _{CC} = 3.0 V to 3.6 V | 1.5 | 0.5 | - | ns |

^[1] Typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.

10.1. Waveforms and test circuit







Measurement points are given in <u>Table 8</u>. V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 6. Latch enable input (nLE) to data output (nQn) propagation delays and pulse width

3.3 V 16-bit transparent D-type latch; 3-state





Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig. 8. Input (nDn) to output (nLE) data set-up and hold times

Table 8. Measurement points

| Input | | Output | | | |
|----------------|----------------|----------------|-------------------------|-------------------------|--|
| V _I | V _M | V _M | V _X | V _Y | |
| 2.7 V | 1.5 V | 1.5 V | V _{OL} + 0.3 V | V _{OH} - 0.3 V | |

3.3 V 16-bit transparent D-type latch; 3-state





Test data is given in Table 9.

Definitions test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = Test voltage for switching times.

Fig. 9. Test circuit for measuring switching times

Table 9. Test data

| Input | | | Load | | V _{EXT} | | | |
|----------------|----------|----------------|---------------------------------|-------|------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| V _I | fi | t _W | t _r , t _f | CL | R _L | t _{PHZ} , t _{PZH} | t _{PLZ} , t _{PZL} | t _{PLH} , t _{PHL} |
| 2.7 V | ≤ 10 MHz | 500 ns | ≤ 2.5 ns | 50 pF | 500 Ω | GND | 6 V | open |

3.3 V 16-bit transparent D-type latch; 3-state

11. Package outline

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1




Fig. 10. Package outline SOT370-1 (SSOP48)

SOT370-1

MO-118

03-02-19

 \square

3.3 V 16-bit transparent D-type latch; 3-state




Fig. 11. Package outline SOT362-1 (TSSOP48)

3.3 V 16-bit transparent D-type latch; 3-state

12. Abbreviations

Table 10. Abbreviations

| Acronym | Description | | |
|---------|--|--|--|
| BiCMOS | olar Complementary Metal Oxide Semiconductor | | |
| DUT | ice Under Test | | |
| ESD | ElectroStatic Discharge | | |
| MIL | Military | | |
| MM | Machine Model | | |
| TTL | Transistor-Transistor Logic | | |

13. Revision history

Table 11. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes | |
|-----------------|---|-----------------------|---------------|-----------------|--|
| 74LVT16373A v.3 | 20181001 | Product data sheet | - | 74LVT16373A v.2 | |
| Modifications: | The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. | | | | |
| 74LVT16373A v.2 | 19980219 | Product specification | - | 74LVT16373A v.1 | |
| 74LVT16373A v.1 | 19941215 | Product specification | - | - | |

14. Legal information

Data sheet status

| Document status [1][2] | Product status [3] | Definition |
|--------------------------------|-----------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

3.3 V 16-bit transparent D-type latch; 3-state

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LVT16373A

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2018. All rights reserved

3.3 V 16-bit transparent D-type latch; 3-state

Contents

| 2. Features and benefits13. Ordering information14. Functional diagram25. Pinning information35.1. Pinning35.2. Pin description36. Functional description47. Limiting values48. Recommended operating conditions59. Static characteristics510. Dynamic characteristics610.1. Waveforms and test circuit711. Package outline1012. Abbreviations1213. Revision history1214. Legal information13 | 1. | General description | 1 |
|--|-----|----------------------------------|-----|
| 4. Functional diagram | 2. | Features and benefits | 1 |
| 5. Pinning information 3 5.1. Pinning 3 5.2. Pin description 3 6. Functional description 4 7. Limiting values 4 8. Recommended operating conditions 5 9. Static characteristics 5 10. Dynamic characteristics 6 10.1. Waveforms and test circuit 7 11. Package outline 10 12. Abbreviations 12 13. Revision history 12 | 3. | Ordering information | 1 |
| 5.1. Pinning | 4. | Functional diagram | .2 |
| 5.2. Pin description | 5. | Pinning information | 3 |
| 6. Functional description 4 7. Limiting values 4 8. Recommended operating conditions 5 9. Static characteristics 5 10. Dynamic characteristics 6 10.1. Waveforms and test circuit 7 11. Package outline 10 12. Abbreviations 12 13. Revision history 12 | 5.1 | . Pinning | 3 |
| 7. Limiting values | 5.2 | Pin description | 3 |
| 8. Recommended operating conditions | 6. | Functional description | 4 |
| 9. Static characteristics 5 10. Dynamic characteristics 6 10.1. Waveforms and test circuit 7 11. Package outline 10 12. Abbreviations 12 13. Revision history 12 | 7. | Limiting values | 4 |
| 10. Dynamic characteristics610.1. Waveforms and test circuit711. Package outline1012. Abbreviations1213. Revision history12 | 8. | Recommended operating conditions | . 5 |
| 10.1. Waveforms and test circuit | 9. | Static characteristics | .5 |
| 11. Package outline | 10. | Dynamic characteristics | 6 |
| 12. Abbreviations | 10. | Waveforms and test circuit | 7 |
| 13. Revision history12 | 11. | Package outline1 | 0 |
| | 12. | Abbreviations1 | 2 |
| 14. Legal information13 | 13. | Revision history1 | 2 |
| | | | _ |

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 1 October 2018

[©] Nexperia B.V. 2018. All rights reserved