

## FEATURES

- 4-channel, 16-bit resolution ADC
- 2 track-and-hold amplifiers
- Throughput
  - 500 kSPS (normal mode)
  - 444 kSPS (impulse mode)
- Analog input voltage range: 0 V to 5 V
- No pipeline delay
- Parallel and serial 5 V/3 V interface
- SPI®/QSPI™/MICROWIRE™/DSP compatible
- Single 5 V supply operation
- Power dissipation
  - 120 mW typical
  - 2.6 mW at 10 kSPS
- Package
  - 48-lead quad flat package (LQFP)
  - 48-lead frame chip scale package (LFCSP)
- Pin-to-pin compatible with the [AD7654](#)
- Low cost

## APPLICATIONS

- AC motor control
- 3-phase power control
- 4-channel data acquisition
- Uninterrupted power supplies
- Communications

## GENERAL DESCRIPTION

The [AD7655](#) is a low cost, simultaneous sampling, dual-channel, 16-bit, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. It contains two low noise, wide bandwidth, track-and-hold amplifiers that allow simultaneous sampling, a high speed 16-bit sampling ADC, an internal conversion clock, error correction circuits, and both serial and parallel system interface ports. Each track-and-hold has a multiplexer in front to provide a 4-channel input ADC. The A0 multiplexer control input allows the choice of simultaneously sampling input pairs INA1/INB1 (A0 = low) or INA2/INB2 (A0 = high). The part features a very high sampling rate mode (normal) and, for low power applications, a reduced power mode (impulse) where the power is scaled with the throughput. Operation is specified from -40°C to +85°C.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. PuLSAR® Selection

Type/kSPS	100 to 250	500 to 570	800 to 1000	>1000
Pseudo Differential	<a href="#">AD7660/AD7661</a>	<a href="#">AD7650/AD7652</a> <a href="#">AD7664/AD7666</a>	<a href="#">AD7653</a> <a href="#">AD7667</a>	
True Bipolar	<a href="#">AD7663</a>	<a href="#">AD7665</a>	<a href="#">AD7671</a>	
True Differential	<a href="#">AD7675</a>	<a href="#">AD7676</a>	<a href="#">AD7677</a>	<a href="#">AD7621</a> <a href="#">AD7623</a>
18 Bit	<a href="#">AD7678</a>	<a href="#">AD7679</a>	<a href="#">AD7674</a>	<a href="#">AD7641</a>
Multichannel/ Simultaneous		<a href="#">AD7654/AD7655</a>		

## PRODUCT HIGHLIGHTS

1. Multichannel ADC.  
The [AD7655](#) features 4-channel inputs with two sample-and-hold circuits that allow simultaneous sampling.
2. Fast Throughput.  
The [AD7655](#) is a 500 kSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry.
3. Single-Supply Operation.  
The [AD7655](#) operates from a single 5 V supply. In impulse mode, its power dissipation decreases with throughput.
4. Serial or Parallel Interface.  
Versatile parallel or 2-wire serial interface arrangements are compatible with both 3 V and 5 V logic.

## TABLE OF CONTENTS

Features .....	1	Input Channel Multiplexer .....	16
Applications.....	1	Driver Amplifier Choice.....	16
General Description .....	1	Voltage Reference Input.....	17
Functional Block Diagram.....	1	Power Supply.....	17
Product Highlights .....	1	Power Dissipation.....	17
Revision History .....	2	Conversion Control.....	18
Specifications.....	3	Digital Interface.....	18
Timing Specifications.....	5	Parallel Interface.....	18
Absolute Maximum Ratings.....	7	Serial Interface.....	20
ESD Caution .....	7	Master Serial Interface.....	20
Pin Configurations and Function Descriptions.....	8	Slave Serial Interface.....	22
Terminology .....	11	Microprocessor Interfacing.....	24
Typical Performance Characteristics .....	12	SPI Interface (ADSP-2191M).....	24
Applications Information.....	14	Application Hints.....	25
Circuit Information.....	14	Layout.....	25
Modes of Operation.....	14	Evaluating the AD7655 Performance.....	25
Transfer Functions.....	14	Outline Dimensions.....	26
Typical Connection Diagram.....	16	Ordering Guide .....	26
Analog Inputs.....	16		

## REVISION HISTORY

### 12/2016—Rev. D to Rev. E

Changed 1 MSPS to 500 kSPS, 888 kSPS to 444 kSPS, and 20 kSPS to 10 kSPS .....	Throughout
Change to Product Title.....	1
Change to Multichannel/Simultaneous Parameter, Table 1.....	1
Changes to Table 2.....	3
Change to Figure 5.....	8

### 12/2015—Rev. C to Rev. D

Changed ADSP-219x to ADSP-2191M.....	Throughout
Changes to Figure 18.....	15
Changes to Figure 34.....	24
Updated Outline Dimensions.....	26
Changes to Ordering Guide.....	26

### 10/2014—Rev. B to Rev. C

Added Figure 5; Renumbered Sequentially.....	8
Changes to Table 6.....	10
Changes to Power Supply Section.....	17
Changes to Evaluating the AD7655 Performance Section .....	25
Updated Outline Dimensions.....	26

Changes to Ordering Guide.....	27
<b>9/2005—Rev. A to Rev. B</b>	
Changes to General Description.....	1
Changes to Specifications.....	3
Changes to Timing Specifications.....	5
Changes to Typical Performance Characteristics.....	13
Changes to Figure 17.....	15
Added Table 8.....	17
Changes to Figure 28.....	21
Updated Outline Dimensions.....	26
Changes to Ordering Guide.....	27

### 12/2004—Rev. 0 to Rev. A

Changes to Figure 17.....	15
Changes to Figure 18.....	16
Changes to Voltage Reference Input Section .....	17
Changes to Conversion Control Section.....	18
Changes to Digital Interface Section .....	18
Updated Outline Dimensions.....	25

### 11/2002—Revision 0: Initial Version

## SPECIFICATIONS

AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V; V<sub>REF</sub> = 2.5 V; all specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	V <sub>INx</sub> – V <sub>INxN</sub>	0		2 V <sub>REF</sub>	V
Common-Mode Input Voltage	V <sub>INxN</sub>	–0.1		+0.5	V
Analog Input CMRR	f <sub>IN</sub> = 100 kHz		55		dB
Input Current	500 kSPS throughput		45		μA
Input Impedance <sup>1</sup>					
THROUGHPUT SPEED					
Complete Cycle (2 Channels)	Normal mode	2			μs
Throughput Rate	Normal mode	0		500	kSPS
Complete Cycle (2 Channels)	Impulse mode	2.25		2.25	μs
Throughput Rate	Impulse mode	0		444	kSPS
DC ACCURACY					
Integral Linearity Error <sup>2</sup>		–6		+6	LSB <sup>3</sup>
No Missing Codes		15			Bits
Transition Noise			0.8		LSB
Full-Scale Error <sup>4</sup>	T <sub>MIN</sub> to T <sub>MAX</sub>		±0.25	±0.5	% of FSR
Full-Scale Error Drift <sup>4</sup>			±2		ppm/°C
Unipolar Zero Error <sup>4</sup>	T <sub>MIN</sub> to T <sub>MAX</sub>			±0.25	% of FSR
Unipolar Zero Error Drift <sup>4</sup>			±0.8		ppm/°C
Power Supply Sensitivity	AVDD = 5 V ± 5%		±0.8		LSB
AC ACCURACY					
Signal-to-Noise	f <sub>IN</sub> = 100 kHz		86		dB <sup>5</sup>
Spurious-Free Dynamic Range	f <sub>IN</sub> = 100 kHz		98		dB
Total Harmonic Distortion	f <sub>IN</sub> = 100 kHz		–96		dB
Signal-to-Noise and Distortion	f <sub>IN</sub> = 100 kHz		86		dB
Channel-to-Channel Isolation	f <sub>IN</sub> = 100 kHz, –60 dB input		30		dB
–3 dB Input Bandwidth	f <sub>IN</sub> = 100 kHz		–92		dB
			10		MHz
SAMPLING DYNAMICS					
Aperture Delay			2		ns
Aperture Delay Matching			30		ps
Aperture Jitter			5		ps rms
Transient Response	Full-scale step			250	ns
REFERENCE					
External Reference Voltage Range		2.3	2.5	AVDD/2	V
External Reference Current Drain	500 kSPS throughput		180		μA
DIGITAL INPUTS					
Logic Levels					
V <sub>IL</sub>		–0.3		+0.8	V
V <sub>IH</sub>		+2.0		DVDD + 0.3	V
I <sub>IL</sub>		–1		+1	μA
I <sub>IH</sub>		–1		+1	μA
DIGITAL OUTPUTS					
Data Format <sup>6</sup>					
Pipeline Delay <sup>7</sup>					
V <sub>OL</sub>	I <sub>SINK</sub> = 1.6 mA			0.4	V
V <sub>OH</sub>	I <sub>SOURCE</sub> = –500 μA	OVDD – 0.2			V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>POWER SUPPLIES</b>					
Specified Performance					
AVDD		4.75	5	5.25	V
DVDD		4.75	5	5.25	V
OVDD		2.7		5.25 <sup>8</sup>	V
Operating Current <sup>9</sup>	500 kSPS throughput				
AVDD			15.5		mA
DVDD			8.5		mA
OVDD			100		μA
Power Dissipation	500 kSPS throughput <sup>9</sup>		120	135	mW
	10 kSPS throughput <sup>10</sup>		2.6		mW
	444 kSPS throughput <sup>10</sup>		114	125	mW
<b>TEMPERATURE RANGE<sup>11</sup></b>					
Specified Performance	T <sub>MIN</sub> to T <sub>MAX</sub>	-40		+85	°C

<sup>1</sup> See the Analog Inputs section.

<sup>2</sup> Linearity is tested using endpoints, not best fit.

<sup>3</sup> LSB means least significant bit. With the 0 V to 5 V input range, 1 LSB is 76.294 μV.

<sup>4</sup> See the Terminology section. These specifications do not include the error contribution from the external reference.

<sup>5</sup> All specifications in dB are referred to as full-scale input, FS. Tested with an input signal at 0.5 dB below full scale unless otherwise specified.

<sup>6</sup> Parallel or serial 16 bit.

<sup>7</sup> Conversion results are available immediately after completed conversion.

<sup>8</sup> The maximum should be the minimum of 5.25 V and DVDD + 0.3 V.

<sup>9</sup> In normal mode; tested in parallel reading mode.

<sup>10</sup> In impulse mode; tested in parallel reading mode.

<sup>11</sup> Consult sales for extended temperature range.

## TIMING SPECIFICATIONS

AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V; V<sub>REF</sub> = 2.5 V; all specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

Table 3.

Parameter	Symbol	Min	Typ	Max	Unit
CONVERSION AND RESET (See Figure 22 and Figure 23)					
Convert Pulse Width	t <sub>1</sub>	5			ns
Time Between Conversions (Normal Mode/Impulse Mode)	t <sub>2</sub>	2/2.25			μs
$\overline{\text{CNVST}}$ Low to BUSY High Delay	t <sub>3</sub>			32	ns
BUSY High All Modes Except in Master Serial Read After Convert Mode (Normal Mode/Impulse Mode)	t <sub>4</sub>			1.75/2	μs
Aperture Delay	t <sub>5</sub>		2		ns
End of Conversions to BUSY Low Delay	t <sub>6</sub>	10			ns
Conversion Time (Normal Mode/Impulse Mode)	t <sub>7</sub>			1.75/2	μs
Acquisition Time	t <sub>8</sub>	250			ns
RESET Pulse Width	t <sub>9</sub>	10			ns
$\overline{\text{CNVST}}$ Low to $\overline{\text{EOC}}$ High Delay	t <sub>10</sub>			30	ns
$\overline{\text{EOC}}$ High for Channel A Conversion (Normal Mode/Impulse Mode)	t <sub>11</sub>			1/1.25	μs
$\overline{\text{EOC}}$ Low after Channel A Conversion	t <sub>12</sub>	45			ns
$\overline{\text{EOC}}$ High for Channel B Conversion	t <sub>13</sub>			0.75	μs
Channel Selection Setup Time	t <sub>14</sub>	250			ns
Channel Selection Hold Time	t <sub>15</sub>			30	ns
PARALLEL INTERFACE MODES (See Figure 24 to Figure 28)					
$\overline{\text{CNVST}}$ Low to DATA Valid Delay	t <sub>16</sub>			1.75/2	μs
DATA Valid to BUSY Low Delay	t <sub>17</sub>	14			ns
Bus Access Request to DATA Valid	t <sub>18</sub>			40	ns
Bus Relinquish Time	t <sub>19</sub>	5		15	ns
A/ $\overline{\text{B}}$ Low to Data Valid Delay	t <sub>20</sub>			40	ns
MASTER SERIAL INTERFACE MODES (See Figure 29 and Figure 30)					
$\overline{\text{CS}}$ Low to SYNC Valid Delay	t <sub>21</sub>			10	ns
$\overline{\text{CS}}$ Low to Internal SCLK Valid Delay <sup>1</sup>	t <sub>22</sub>			10	ns
$\overline{\text{CS}}$ Low to SDOUT Delay	t <sub>23</sub>			10	ns
$\overline{\text{CNVST}}$ Low to SYNC Delay, Read During Convert (Normal Mode/Impulse Mode)	t <sub>24</sub>		250/500		ns
SYNC Asserted to SCLK First Edge Delay	t <sub>25</sub>	3			ns
Internal SCK Period <sup>2</sup>	t <sub>26</sub>	23		40	ns
Internal SCLK High <sup>2</sup>	t <sub>27</sub>	12			ns
Internal SCLK Low <sup>2</sup>	t <sub>28</sub>	7			ns
SDOUT Valid Setup Time <sup>2</sup>	t <sub>29</sub>	4			ns
SDOUT Valid Hold Time <sup>2</sup>	t <sub>30</sub>	2			ns
SCLK Last Edge to SYNC Delay <sup>2</sup>	t <sub>31</sub>	1			ns
$\overline{\text{CS}}$ High to SYNC HI-Z	t <sub>32</sub>			10	ns
$\overline{\text{CS}}$ High to Internal SCLK HI-Z	t <sub>33</sub>			10	ns
$\overline{\text{CS}}$ High to SDOUT HI-Z	t <sub>34</sub>			10	ns
BUSY High in Master Serial Read after Convert <sup>2</sup>	t <sub>35</sub>		See Table 4		
$\overline{\text{CNVST}}$ Low to SYNC Asserted Delay (Normal Mode/Impulse Mode)	t <sub>36</sub>		0.75/1		μs
SYNC Deasserted to BUSY Low Delay	t <sub>37</sub>		25		ns

Parameter	Symbol	Min	Typ	Max	Unit
SLAVE SERIAL INTERFACE MODES (See Figure 32 and Figure 33)					
External SCLK Setup Time	t <sub>38</sub>	5			ns
External SCLK Active Edge to SDOOUT Delay	t <sub>39</sub>	3		18	ns
SDIN Setup Time	t <sub>40</sub>	5			ns
SDIN Hold Time	t <sub>41</sub>	5			ns
External SCLK Period	t <sub>42</sub>	25			ns
External SCLK High	t <sub>43</sub>	10			ns
External SCLK Low	t <sub>44</sub>	10			ns

<sup>1</sup> In serial interface modes, the SYNC, SCLK, and SDOOUT timings are defined with a maximum load C<sub>L</sub> of 10 pF; otherwise C<sub>L</sub> is 60 pF maximum.

<sup>2</sup> In serial master read during convert mode. See Table 4 for serial master read after convert mode.

**Table 4. Serial Clock Timings in Master Read After Convert**

DIVSCLK[1] DIVSCLK[0]	Symbol	0 0	0 1	1 0	1 1	Unit
SYNC to SCLK First Edge Delay Minimum	t <sub>25</sub>	3	17	17	17	ns
Internal SCLK Period Minimum	t <sub>26</sub>	25	50	100	200	ns
Internal SCLK Period Typical	t <sub>26</sub>	40	70	140	280	ns
Internal SCLK High Minimum	t <sub>27</sub>	12	22	50	100	ns
Internal SCLK Low Minimum	t <sub>28</sub>	7	21	49	99	ns
SDOUT Valid Setup Time Minimum	t <sub>29</sub>	4	18	18	18	ns
SDOUT Valid Hold Time Minimum	t <sub>30</sub>	2	4	30	80	ns
SCLK Last Edge to SYNC Delay Minimum	t <sub>31</sub>	1	3	30	80	ns
Busy High Width Maximum (Normal)	t <sub>35</sub>	3.25	4.25	6.25	10.75	μs
Busy High Width Maximum (Impulse)	t <sub>35</sub>	3.5	4.5	6.5	11	μs

## ABSOLUTE MAXIMUM RATINGS

Table 5.


Parameter	Value
Analog Input INAx <sup>1</sup> , INBx <sup>1</sup> , REFx, INxN, REF <sub>GND</sub>	AVDD + 0.3 V to AGND – 0.3 V
Ground Voltage Differences AGND, DGND, OGND	±0.3 V
Supply Voltages AVDD, DVDD, OVDD	–0.3 V to +7 V
AVDD to DVDD, AVDD to OVDD	±7 V
DVDD to OVDD	–0.3 V to +7 V
Digital Inputs	–0.3 V to DVDD + 0.3 V
Internal Power Dissipation <sup>2</sup>	700 mW
Internal Power Dissipation <sup>3</sup>	2.5 W
Junction Temperature	150°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature Range (Soldering 10 sec)	300°C

<sup>1</sup> See the Analog Inputs section.

<sup>2</sup> Specification is for device in free air: 48-lead LQFP,  $\theta_{JA} = 91^\circ\text{C}/\text{W}$ ,  $\theta_{JC} = 30^\circ\text{C}/\text{W}$ .

<sup>3</sup> Specification is for device in free air: 48-lead LFCSP,  $\theta_{JA} = 26^\circ\text{C}/\text{W}$ .


Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.



\*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD  $C_L$  OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

03536-002

Figure 2. Load Circuit for Digital Interface Timing



03536-003

Figure 3. Voltage Reference Levels for Timing

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 4. 48-Lead LQFP Pin Configuration



NOTES  
 1. THE EPAD IS CONNECTED TO GROUND; HOWEVER, THIS CONNECTION IS NOT REQUIRED TO MEET SPECIFIED PERFORMANCE.

0359E-035

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1, 47, 48	AGND	P	Analog Power Ground Pin.
2	AVDD	P	Input Analog Power Pin. Nominally 5 V.
3	A0	DI	Multiplexer Select. When LOW, the analog inputs INA1 and INB1 are sampled simultaneously, then converted. When HIGH, the analog inputs INA2 and INB2 are sampled simultaneously, then converted.
4	BYTESWAP	DI	Parallel Mode Selection (8 Bit, 16 Bit). When LOW, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0].
5	A/B	DI	Data Channel Selection. In parallel mode, when LOW, the data from Channel B is read. When HIGH, the data from Channel A is read. In serial mode, when HIGH, Channel A is output first followed by Channel B. When LOW, Channel B is output first followed by Channel A.
6, 20	DGND	P	Digital Power Ground.
7	IMPULSE	DI	Mode Selection. When HIGH, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate.
8	SER/PAR	DI	Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface mode is selected and some bits of the DATA bus are used as a serial port.
9, 10	D[0:1]	DO	Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance.
11, 12	D[2:3] or DIVSCLK[0:1]	DI/O	When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW, which is the serial master read after convert mode. These inputs, part of the serial port, are used to slow down the internal serial clock that clocks the data output. In the other serial modes, these inputs are not used.
13	D[4] or EXT/INT	DI/O	When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing the internal or an external data clock called, respectively, master and slave mode. With EXT/INT tied LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input.
14	D[5] or INVSCLK	DI/O	When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the serial port, is used to select the active state of the SYNC signal in Master modes. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.



Pin No.	Mnemonic	Type <sup>1</sup>	Description
15	D[6] or INV_SCLK	DI/O	When SER/ $\overline{\text{PAR}}$ is LOW, this output is used as Bit 6 of the parallel port data output bus. When SER/ $\overline{\text{PAR}}$ is HIGH, this input, part of the serial port, is used to invert the SCLK signal. It is active in both master and slave modes.
16	D[7] or RDC/SDIN	DI/O	When SER/ $\overline{\text{PAR}}$ is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus. When SER/ $\overline{\text{PAR}}$ is HIGH, this input, part of the serial port, is used as either an external data input or a read mode selection input, depending on the state of EXT/ $\overline{\text{INT}}$ . When EXT/ $\overline{\text{INT}}$ is HIGH, RDC/SDIN can be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDO <sub>OUT</sub> line. The digital data level on SDIN is output on SDO <sub>OUT</sub> with a delay of 32 SCLK periods after the initiation of the read sequence. When EXT/ $\overline{\text{INT}}$ is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the previous data is output on SDO <sub>OUT</sub> during conversion. When RDC/SDIN is LOW, the data can be output on SDO <sub>OUT</sub> only when the conversion is complete.
17	OGND	P	Input/Output Interface Digital Power Ground.
18	OVDD	P	Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface (5 V or 3 V).
19, 36	DVDD	P	Digital Power. Nominally at 5 V.
21	D[8] or SDO <sub>OUT</sub>	DO	When SER/ $\overline{\text{PAR}}$ is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus. When SER/ $\overline{\text{PAR}}$ is HIGH, this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are stored in a 32-bit on-chip register. The AD7655 provides the two conversion results, MSB first, from its internal shift register. The order of channel outputs is controlled by A/ $\overline{\text{B}}$ . In serial mode, when EXT/ $\overline{\text{INT}}$ is LOW, SDO <sub>OUT</sub> is valid on both edges of SCLK. In serial mode, when EXT/ $\overline{\text{INT}}$ is HIGH: If INV_SCLK is LOW, SDO <sub>OUT</sub> is updated on the SCLK rising edge and valid on the next falling edge. If INV_SCLK is HIGH, SDO <sub>OUT</sub> is updated on the SCLK falling edge and valid on the next rising edge.
22	D[9] or SCLK	DI/O	When SER/ $\overline{\text{PAR}}$ is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus. When SER/ $\overline{\text{PAR}}$ is HIGH, this pin, part of the serial port, is used as a serial data clock input or output, depends upon the logic state of the EXT/ $\overline{\text{INT}}$ pin. The active edge where the data SDO <sub>OUT</sub> is updated depends on the logic state of the INV_SCLK pin.
23	D[10] or SYNC	DO	When SER/ $\overline{\text{PAR}}$ is LOW, this output is used as Bit 10 of the Parallel Port Data Output Bus. When SER/ $\overline{\text{PAR}}$ is HIGH, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXT/ $\overline{\text{INT}}$ = Logic LOW). When a read sequence is initiated and INV_SYNC is LOW, SYNC is driven HIGH and frames SDO <sub>OUT</sub> . After the first channel is output, SYNC is pulsed LOW. When a read sequence is initiated and INV_SYNC is HIGH, SYNC is driven LOW and remains LOW while SDO <sub>OUT</sub> output is valid. After the first channel is output, SYNC is pulsed HIGH.
24	D[11] or RD_ERROR	DO	When SER/ $\overline{\text{PAR}}$ is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus. When SER/ $\overline{\text{PAR}}$ is HIGH and EXT/ $\overline{\text{INT}}$ is HIGH, this output, part of the serial port, is used as an incomplete read error flag. In slave mode, when a data read is started but not complete when the following conversion is complete, the current data is lost and RD_ERROR is pulsed HIGH.
25 to 28	D[12:15]	DO	Bit 12 to Bit 15 of the parallel port data output bus. When SER/ $\overline{\text{PAR}}$ is HIGH, these outputs are in high impedance.
29	BUSY	DO	Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the two conversions are complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be used as a data ready clock signal.
30	$\overline{\text{EOC}}$	DO	End of Convert Output. Goes LOW at each channel conversion.
31	$\overline{\text{RD}}$	DI	Read Data. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both LOW, the interface parallel or serial output bus is enabled.
32	$\overline{\text{CS}}$	DI	Chip Select. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both LOW, the interface parallel or serial output bus is enabled. $\overline{\text{CS}}$ is also used to gate the external serial clock.
33	RESET	DI	Reset Input. When set to a logic HIGH, reset the AD7655. Current conversion, if any, is aborted. If not used, this pin could be tied to DGND.
34	PD	DI	Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current conversion is completed.
35	$\overline{\text{CNVST}}$	DI	Start Conversion. A falling edge on $\overline{\text{CNVST}}$ puts the internal sample-and-hold into the hold state and initiates a conversion. In impulse mode (IMPULSE = HIGH), if $\overline{\text{CNVST}}$ is held LOW when the acquisition phase (t <sub>8</sub> ) is complete, the internal sample-and-hold is put into the hold state and a conversion is immediately started.

Pin No.	Mnemonic	Type <sup>1</sup>	Description
37	REF	AI	This input pin is used to provide a reference to the converter.
38	REFGND	AI	Reference Input Analog Ground.
39, 41	INB1, INB2	AI	Channel B Analog Inputs.
40, 45	INBN, INAN	AI	Analog Inputs Ground Senses. Allow to sense each channel ground independently.
42, 43	REFB, REFA	AI	These inputs are the references applied to Channel A and Channel B, respectively.
44, 46	INA2, INA1	AI	Channel A Analog Inputs.
	EPAD		Exposed Pad. The EPAD is connected to ground; however, this connection is not required to meet specified performance

<sup>1</sup> AI = input; DI = digital input; DO = digital output; DI/O = bidirectional digital; P = power.

## TERMINOLOGY

### Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs  $\frac{1}{2}$  LSB before the first code transition. Positive full scale is defined as a level  $1\frac{1}{2}$  LSBs beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

### Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value, and is often specified in terms of resolution for which no missing codes are guaranteed.

### Full-Scale Error

The last transition (from 111...10 to 111...11) should occur for an analog voltage  $1\frac{1}{2}$  LSBs below the nominal full scale (4.999886 V for the 0 V to 5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

### Unipolar Zero Error

The first transition should occur at a level  $\frac{1}{2}$  LSB above analog ground (76.29  $\mu$ V for the 0 V to 5 V range). The unipolar zero error is the deviation of the actual transition from that point.

### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

### Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

### Signal-to-Noise and Distortion Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

### Spurious-Free Dynamic Range (SFDR)

The difference, in decibels, between the rms amplitude of the input signal and the peak spurious signal.

### Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD and expressed in bits by

$$ENOB = (SINAD_{dB} - 1.76)/6.02$$

### Aperture Delay

Aperture delay is a measure of acquisition performance and is measured from the falling edge of the  $\overline{CNVST}$  input to when the input signals are held for a conversion.

### Transient Response

The time required for the AD7655 to achieve its rated accuracy after a full-scale step function is applied to its input.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Integral Nonlinearity vs. Code




Figure 9. Differential Nonlinearity vs. Code




Figure 7. Histogram of 16,384 Conversions of a DC Input at the Code Transition




Figure 10. Histogram of 16,384 Conversions of a DC Input at the Code Center




Figure 8. FFT Plot




Figure 11. SNR, THD vs. Temperature




Figure 12. SNR, SINAD, and ENOB vs. Frequency




Figure 15. Operating Currents vs. Sample Rate




Figure 13. THD, Harmonics, Crosstalk, and SFDR vs. Frequency




Figure 16. Typical Delay vs. Load Capacitance  $C_L$




Figure 14. Full-Scale Error and Zero Error vs. Temperature

## APPLICATIONS INFORMATION

### CIRCUIT INFORMATION

The AD7655 is a very fast, low power, single-supply, precise simultaneous sampling 16-bit ADC.

The AD7655 provides the user with two on-chip, track-and-hold, successive approximation ADCs that do not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications. The AD7655 can also be used as a 4-channel ADC with two pairs simultaneously sampled.

The AD7655 can be operated from a single 5 V supply and be interfaced to either 5 V or 3 V digital logic. It is housed in a 48-lead LQFP or a tiny, 48-lead LFCSP that combines space savings and allows flexible configurations as either a serial or parallel interface. The AD7655 is pin-to-pin compatible with PulSAR ADCs.

### MODES OF OPERATION

The AD7655 features two modes of operation, normal mode and impulse mode. Each of these modes is suitable for specific applications.

Normal mode is the fastest mode (500 kSPS). Except when it is powered down (PD = HIGH), the power dissipation is almost independent of the sampling rate.

Impulse mode, the lowest power dissipation mode, allows power saving between conversions. The maximum throughput in this mode is 444 kSPS. When operating at 10 kSPS, for example, it typically consumes only 2.6 mW. This feature makes the AD7655 ideal for battery-powered applications.

### TRANSFER FUNCTIONS

The AD7655 data format is straight binary. The ideal transfer characteristic for the AD7655 is shown in Figure 17 and Table 7. The LSB size is  $2 \times V_{REF}/65536$ , which is about 76.3  $\mu$ V.





Figure 17. ADC Ideal Transfer Function

Table 7. Output Codes and Ideal Input Voltages

Description	Analog Input $V_{REF} = 2.5 \text{ V}$	Digital Output Code
FSR - 1 LSB	4.999924 V	0xFFFF <sup>1</sup>
FSR - 2 LSB	4.999847 V	0xFFFE
Midscale + 1 LSB	2.500076 V	0x8001
Midscale	2.5 V	0x8000
Midscale - 1 LSB	2.499924 V	0x7FFF
-FSR + 1 LSB	-76.29 $\mu$ V	0x0001
-FSR	0 V	0x0000 <sup>2</sup>

<sup>1</sup> This is also the code for overrange analog input: ( $V_{INX} - V_{INXN}$  above  $2 \times (V_{REF} - V_{REFGND})$ ).

<sup>2</sup> This is also the code for underrange analog input ( $V_{INX}$  below  $V_{INXN}$ ).



- NOTES**
1. SEE VOLTAGE REFERENCE INPUT SECTION.
  2. WITH THE RECOMMENDED VOLTAGE REFERENCES,  $C_{REF}$  IS  $47\mu F$ . SEE VOLTAGE REFERENCE INPUT SECTION.
  3. OPTIONAL CIRCUITRY FOR HARDWARE GAIN CALIBRATION.
  4. THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.
  5. SEE ANALOG INPUTS SECTION.
  6. OPTIONAL, SEE POWER SUPPLY SECTION.
  7. OPTIONAL LOW JITTER CNVST. SEE CONVERSION CONTROL SECTION.

Figure 18. Typical Connection Diagram (Serial Interface)

03536-017

## TYPICAL CONNECTION DIAGRAM

Figure 18 shows a typical connection diagram for the [AD7655](#). Some of the circuitry shown in this diagram is optional and is discussed in the following sections.

## ANALOG INPUTS

Figure 19 shows a simplified analog input section of the [AD7655](#).




Figure 19. Simplified Analog Input

The diodes shown in Figure 19 provide ESD protection for the inputs. Care must be taken to ensure that the analog input signal never exceeds the absolute ratings on these inputs. This causes the diodes to become forward biased and start conducting current. These diodes can handle a forward-biased current of 120 mA maximum. This condition can occur when the input buffer (U1) or (U2) supplies are different from AVDD. In such a case, an input buffer with a short-circuit current limitation can be used to protect the part.

This analog input structure allows the sampling of the differential signal between IN<sub>x</sub> and IN<sub>xN</sub>. Unlike other converters, the IN<sub>xN</sub> is sampled at the same time as the IN<sub>x</sub> input. By using differential inputs, small signals common to both inputs are rejected.

During the acquisition phase, for ac signals, the [AD7655](#) behaves like a one-pole RC filter consisting of the equivalent resistance  $R_A$ ,  $R_B$ , and  $C_S$ . The resistors  $R_A$  and  $R_B$  are typically 500  $\Omega$  and are a lumped component made up of some serial resistors and the on resistance of the switches. The  $C_S$  capacitor is typically 32 pF and is mainly the ADC sampling capacitor. This one-pole filter with a typical  $-3$  dB cutoff frequency of 10 MHz reduces undesirable aliasing effects and limits the noise coming from the inputs.

Because the input impedance of the [AD7655](#) is very high, the [AD7655](#) can be driven directly by a low impedance source without gain error. To further improve the noise filtering of the [AD7655](#) analog input circuit, an external, one-pole RC filter between the amplifier output and the ADC input, as shown in Figure 18, can be used. However, the source impedance has to be kept low because it affects the ac performance, especially the total harmonic distortion. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD degrades when the source impedance increases.

## INPUT CHANNEL MULTIPLEXER

The [AD7655](#) allows the choice of simultaneously sampling the inputs pairs INA1/INB1 or INA2/INB2 with the A0 multiplexer input. When A0 is low, the input pairs INA1/INB1 are selected, and when A0 is high, the input pairs INA2/INB2 are selected. Note that IN<sub>Ax</sub> is always converted before IN<sub>Bx</sub> regardless of the state of the digital interface channel selection A/ $\bar{B}$  pin. Also note that the channel selection control, A0, should not be changed during the acquisition phase of the converter. Refer to the Conversion Control section and Figure 22 for timing details.

## DRIVER AMPLIFIER CHOICE

Although the [AD7655](#) is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The noise generated by the driver amplifier needs to be kept as low as possible to preserve the SNR and transition noise performance of the [AD7655](#). The noise coming from the driver is filtered by the [AD7655](#) analog input circuit one-pole, low-pass filter made by  $R_A$ ,  $R_B$ , and  $C_S$  or by an external filter, if one is used.
- The driver needs to have a THD performance suitable to that of the [AD7655](#).
- For multichannel, multiplexed applications, the driver amplifier and the [AD7655](#) analog input circuit together must be able to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the data sheet for the driver amplifier, the settling at 0.1% or 0.01% is more commonly specified. This could differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection.

The [AD8021](#) meets these requirements and, for almost all applications, is usually appropriate. The [AD8021](#) needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type. The [AD8022](#) can be used where a dual version is needed and a gain of +1 is used.

The [AD829](#) is another alternative where high frequency (above 100 kHz) performance is not required. In a gain of +1, it requires an 82 pF NPO or mica type compensation capacitor.

The [AD8610](#) is another option where low bias current is needed in low frequency applications.

Refer to Table 8 for some recommended op amps.

Table 8. Recommended Driver Amplifiers

Amplifier	Typical Application
<a href="#">ADA4841-1/ADA4841-2</a>	Very low noise, low distortion, low power, low frequency
<a href="#">AD829</a>	Very low noise, low frequency
<a href="#">AD8021</a>	Very low noise, high frequency
<a href="#">AD8022</a>	Very low noise, high frequency, dual
<a href="#">AD8605/AD8606/AD8608/AD8615/AD8616/AD8618</a>	5 V single supply, low power, low frequency, single/dual/quad
<a href="#">AD8610/AD8620</a>	Low bias current, low frequency, single/dual



## VOLTAGE REFERENCE INPUT

The AD7655 requires an external 2.5 V reference. The reference input should be applied to REF, REFA, and REFB. The voltage reference input REF of the AD7655 has a dynamic input impedance; it should therefore be driven by a low impedance source with an efficient decoupling. This decoupling depends on the choice of the voltage reference but usually consists of a 1  $\mu\text{F}$  ceramic capacitor and a low ESR tantalum capacitor connected to the REFA, REFB, and REFGND inputs with minimum parasitic inductance. A value of 47  $\mu\text{F}$  is appropriate for the tantalum capacitor when using one of the recommended reference voltages:

- The low noise, low temperature drift AD780, ADR421, and ADR431 voltage references
- The low cost AD1582 voltage reference

For applications using multiple AD7655 devices with one voltage reference source, it is recommended that the reference source drives each ADC in a star configuration with individual decoupling placed as close as possible to the REF/REFGND inputs. Also, it is recommended that a buffer, such as the AD8031/AD8032, be used in this configuration.

Care should be taken with the reference temperature coefficient of the voltage reference, which directly affects the full-scale accuracy if this parameter is applicable. For instance, a 15 ppm/ $^{\circ}\text{C}$  tempco of the reference changes the full-scale accuracy by 1 LSB/ $^{\circ}\text{C}$ .

## POWER SUPPLY

The AD7655 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and DVDD + 0.3 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply, as shown in Figure 18. The AD7655 AVDD and DVDD supplies are independent of power supply sequencing. To ensure the device is free from supply voltage induced latch-up, OVDD must never exceed DVDD by greater than 0.3 V. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 20.




Figure 20. PSRR vs. Frequency

## POWER DISSIPATION

In impulse mode, the AD7655 automatically reduces its power consumption at the end of each conversion phase. During the acquisition phase, the operating currents are very low, which allows significant power savings when the conversion rate is reduced, as shown in Figure 21. This feature makes the AD7655 ideal for very low power battery applications.

Note that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power rails (that is, DVDD and DGND), and OVDD should not exceed DVDD by more than 0.3 V.




Figure 21. Power Dissipation vs. Sample Rate

## CONVERSION CONTROL

Figure 22 shows a detailed timing diagram of the conversion process. The AD7655 is controlled by the signal  $\overline{\text{CNVST}}$ , which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input, PD, until the conversion is complete. The  $\overline{\text{CNVST}}$  signal operates independently of the  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  signals.




Figure 22. Basic Conversion Timing

Although  $\overline{\text{CNVST}}$  is a digital signal, it should be designed with special care with fast, clean edges and levels, and with minimum overshoot and undershoot or ringing.

For applications where the SNR is critical, the  $\overline{\text{CNVST}}$  signal should have very low jitter. One solution is to use a dedicated oscillator for  $\overline{\text{CNVST}}$  generation or, at least, to clock it with a high frequency low jitter clock, as shown in Figure 18.

In impulse mode, conversions can be automatically initiated. If  $\overline{\text{CNVST}}$  is held low when  $\text{BUSY}$  is low, the AD7655 controls the acquisition phase and automatically initiates a new conversion. By keeping  $\overline{\text{CNVST}}$  low, the AD7655 keeps the conversion process running by itself. Note that the analog input has to be settled when  $\text{BUSY}$  goes low. Also, at power-up,  $\overline{\text{CNVST}}$  should be brought low once to initiate the conversion process. In this mode, the AD7655 can sometimes run slightly faster than the guaranteed limits of 444 kSPS in impulse mode. This feature does not exist in normal mode.

## DIGITAL INTERFACE

The AD7655 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7655 digital interface accommodates either 3 V or 5 V logic when the  $\text{OVDD}$  supply pin of the AD7655 is connected to the host system interface digital supply.

The two signals,  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$ , control the interface. When at least one of these signals is high, the interface outputs are in high impedance. Usually  $\overline{\text{CS}}$  allows the selection of each AD7655 in multicircuit applications and is held low in a single AD7655

design.  $\overline{\text{RD}}$  is generally used to enable the conversion result on the data bus. In parallel mode, signal  $\text{A}/\overline{\text{B}}$  allows the choice of reading either the output of Channel A or Channel B, whereas in serial mode, signal  $\text{A}/\overline{\text{B}}$  controls which channel is output first.

Figure 23 details the timing when using the RESET input. Note the current conversion, if any, is aborted and the data bus is high impedance while RESET is high.




Figure 23. Reset Timing

## PARALLEL INTERFACE

The AD7655 is configured to use the parallel interface when  $\text{SER}/\overline{\text{PAR}}$  is held low.

### Master Parallel Interface

Data can be read continuously by tying  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  low, thus requiring minimal microprocessor connections. However, in this mode the data bus is always driven and cannot be used in shared bus applications (unless the device is held in RESET). Figure 24 details the timing for this mode.

$\overline{\text{CS}} = \overline{\text{RD}} = 0$




Figure 24. Master Parallel Data Timing for Reading (Continuous Read)

**Slave Parallel Interface**

In slave parallel reading mode, the data can be read either after each conversion, which is during the next acquisition phase, or during the other channel's conversion, or during the following conversion, as shown in Figure 25 and Figure 26, respectively. When the data is read during the conversion, however, it is recommended that it is read only during the first half of the conversion phase. This avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.




Figure 25. Slave Parallel Data Timing for Reading (Read after Convert)




Figure 26. Slave Parallel Data Timing for Reading (Read During Convert)

**8-Bit Interface (Master or Slave)**

The BYTESWAP pin allows a glueless interface to an 8-bit bus. As shown in Figure 27, the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP is low. When BYTESWAP is high, the LSB and MSB bytes are swapped, the LSB is output on D[15:8], and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16-bit data can be read in 2 bytes on either D[15:8] or D[7:0].




Figure 27. 8-Bit Parallel Interface

**Channel A/ $\overline{B}$  Output**

The A/ $\overline{B}$  input controls which channel's conversion results ( $IN_{Ax}$  or  $IN_{Bx}$ ) are output on the data bus. The functionality of A/ $\overline{B}$  is detailed in Figure 28. When high, the data from Channel A is available on the data bus. When low, the data from Channel B is available on the bus. Note that in parallel reading mode, Channel A can be read immediately after the end of conversion (EOC), while Channel B is still in its converting phase. However, in any of the serial reading modes Channel A data is updated only after Channel B conversion.




Figure 28. A/ $\overline{B}$  Channel Reading

## SERIAL INTERFACE

The AD7655 is configured to use the serial interface when the  $\overline{\text{SER/PA}}\overline{\text{R}}$  is held high. The AD7655 outputs 32 bits of data, MSB first, on the SDO<sub>UT</sub> pin. The order of the channels being output is also controlled by  $\overline{\text{A/B}}$ . When high, Channel A is output first; when low, Channel B is output first. This data is synchronized with the 32 clock pulses provided on the SCLK pin.

## MASTER SERIAL INTERFACE

### Internal Clock

The AD7655 is configured to generate and provide the serial data clock SCLK when the  $\overline{\text{EXT/INT}}$  pin is held low. The AD7655 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted, if desired, using the INV<sub>SCLK</sub> and INV<sub>SYNC</sub> inputs, respectively. The output data is valid on both the rising and falling edge of the data clock. In this mode, the D7/RDC/SDIN input is used to select between reading after conversion (RDC = low) or reading previous conversion results during conversion (RDC = high). Figure 29 and Figure 30 show the detailed timing diagrams of these two modes.

Usually, because the AD7655 is used with a fast throughput, the master read during convert mode is the most recommended serial mode when it can be used. In this mode, the serial clock and data toggle at appropriate instants, which minimizes potential feed through between digital activity and the critical conversion decisions. The SYNC signal goes low after the LSB of each channel has been output. Note that in this mode, the SCLK period changes because the LSBs require more time to settle, and the SCLK is derived from the SAR conversion clock.

Note that in master read after convert mode, unlike in other modes, the BUSY signal returns low after the 32 bits of data are pulsed out and not at the end of the conversion phase, which results in a longer BUSY width. One advantage of using this mode is that it can accommodate slow digital hosts because the serial clock can be slowed down by using the DIV<sub>SCLK</sub>[1:0] inputs. Refer to Table 4 for the timing details.




Figure 29. Master Serial Data Timing for Reading (Read After Convert)




Figure 30. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)

## SLAVE SERIAL INTERFACE

### External Clock

The AD7655 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/INT pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by  $\overline{CS}$ . When both  $\overline{CS}$  and  $\overline{RD}$  are low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figure 32 and Figure 33 show the detailed timing diagrams of these methods.

While the AD7655 is performing a bit decision, it is important that voltage transients do not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase of each channel, because the AD7655 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is provided, it is a discontinuous clock that is toggling only when BUSY is low or, more importantly, that it does not transition during the latter half of  $\overline{EOC}$  high.

### External Discontinuous Clock Data Read After Convert

Although the maximum throughput cannot be achieved in this mode, it is the most recommended of the serial slave modes. Figure 32 shows the detailed timing diagrams of this mode. After a conversion is complete, indicated by BUSY returning low, the conversion results can be read while both  $\overline{CS}$  and  $\overline{RD}$  are low. Data is shifted out from both channels' MSB first, with 32 clock pulses, and is valid on both rising and falling edges of the clock.

Among the advantages of using this mode is that conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process. Another advantage is the ability to read the data at any speed up to 40 MHz, which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7655 provides a daisy-chain feature using the RDC/SDIN (serial data in) input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when it is desired, as in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 31. Simultaneous sampling is possible by using a common CNVST signal. Note that the RDC/SDIN input is latched on the edge of SCLK opposite the one used to shift out the data on SDOUT. Therefore, the MSB of the upstream converter follows the LSB of the downstream converter on the next SCLK cycle. The SDIN input should be tied either high or low on the most upstream converter in the chain.




Figure 31. Two AD7655 Devices in a Daisy-Chain Configuration

### External Clock Data Read (Previous) During Convert

Figure 33 shows the detailed timing diagrams of this method. During a conversion, while both  $\overline{CS}$  and  $\overline{RD}$  are low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 32 clock pulses, and is valid on both the rising and falling edges of the clock. The 32 bits have to be read before the current conversion is completed; otherwise, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode, and RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock (at least 32 MHz in impulse mode and 40 MHz in normal mode) is recommended to ensure that all of the bits are read during the first half of each conversion phase ( $\overline{EOC}$  high,  $t_{11}$ ,  $t_{12}$ ).

It is also possible to begin to read data after conversion and continue to read the last bits after a new conversion has been initiated. This allows the use of a slower clock speed such as 26 MHz in impulse mode and 30 MHz in normal mode.




Figure 32. Slave Serial Data Timing for Reading (Read After Convert)




Figure 33. Slave Serial Data Timing for Reading (Read Previous Conversion During Convert)

## MICROPROCESSOR INTERFACING

The AD7655 is ideally suited for traditional dc measurement applications supporting a microprocessor and for ac signal processing applications interfacing to a digital signal processor. The AD7655 is designed to interface with either a parallel 8-bit wide or 16-bit wide interface, a general-purpose serial port, or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7655 to prevent digital noise from coupling into the ADC. The following section describes the use of the AD7655 with an SPI-equipped DSP, the ADSP-2191M.

### SPI INTERFACE (ADSP-2191M)

Figure 34 shows an interface diagram between the AD7655 and the SPI1-equipped ADSP-2191M. To accommodate the slower speed of the DSP, the AD7655 acts as a slave device and data must be read after conversion. This mode also allows the daisy-chain feature to be used. The convert command can be initiated in response to an internal timer interrupt. The 32-bit output data is read with two serial peripheral interface (SPI) 16-bit wide accesses.

The reading process can be initiated in response to the end of conversion signal (BUSY going low) using an interrupt line of the DSP. The SPI on the ADSP-2191M is configured for master mode—(MSTR) = 1, Clock Polarity bit (CPOL) = 0, Clock Phase bit (CPHA) = 1, and SPI Interrupt Enable (TIMOD) = 00—by writing to the SPI control register (SPICLTx). To meet all timing requirements, the SPI clock should be limited to 17 Mbps, which allows it to read an ADC result in less than 1  $\mu$ s. When a higher sampling rate is desired, use of one of the parallel interface modes is recommended.




Figure 34. Interfacing the AD7655 to SPI Interface



## APPLICATION HINTS

### LAYOUT

The [AD7655](#) has very good immunity to noise on the power supplies. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the [AD7655](#) should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be separated easily. Digital and analog ground planes should be joined in only one place, preferably underneath the [AD7655](#), or as close as possible to the [AD7655](#). If the [AD7655](#) is in a system where multiple devices require analog-to-digital ground connections, the connection should still be made at one point only, a star ground point that should be established as close as possible to the [AD7655](#).

Avoid running digital lines under the device because these couple noise onto the die. The analog ground plane should be allowed to run under the [AD7655](#) to avoid noise coupling. Fast switching signals such as  $\overline{\text{CNVST}}$  or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This reduces the effect of crosstalk through the board.

The power supply lines to the [AD7655](#) should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supply impedance presented to the [AD7655](#) and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be

placed on each power supply pin—AVDD, DVDD, and OVDD—close to, and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10  $\mu\text{F}$  capacitors should be located near the ADC to further reduce low frequency ripple.


The DVDD supply of the [AD7655](#) can be a separate supply or can come from the analog supply AVDD or the digital interface supply OVDD. When the system digital supply is noisy or when fast switching digital signals are present, if no separate supply is available, the user should connect DVDD to AVDD through an RC filter (see Figure 18) and the system supply to OVDD and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high frequency spikes.

The [AD7655](#) has five ground pins: INGND, REFGND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REFGND senses the reference voltage and, because it carries pulsed currents, should be a low impedance return to the reference. AGND is the ground to which most internal ADC analog signals are referenced; it must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.

### EVALUATING THE [AD7655](#) PERFORMANCE

A recommended layout for the [AD7655](#) is outlined in the [EVAL-AD7655EDZ](#) evaluation board documentation. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the [EVAL-CED1Z](#).


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026-BBC

Figure 35. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WKGD.

Figure 36. 48-Lead Lead Frame Chip Scale Package [LFCSP] 7 mm x 7 mm Body and 0.75 mm Package Height (CP-48-4)

Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD7655ACPZ	-40°C to +85°C	48-Lead Lead Frame Chip Scale Package [LFCSP]	CP-48-4
AD7655ASTZ	-40°C to +85°C	48-Lead Low Profile Quad Flat Package [LQFP]	ST-48
AD7655ASTZRL	-40°C to +85°C	48-Lead Low Profile Quad Flat Package [LQFP]	ST-48
EVAL-AD7655EDZ		Evaluation Board	
EVAL-CED1Z		Controller Board	

<sup>1</sup> Z = RoHS Compliant Part.